English
Language : 

TM4C129ENCPDT Datasheet, PDF (1249/2014 Pages) Texas Instruments – Tiva Microcontroller
Tiva™ TM4C129ENCPDT Microcontroller
Register 27: ADC Sample Sequence Extended Input Multiplexer Select 0
(ADCSSEMUX0), offset 0x058
This register, along with the ADCSSMUX0 register, defines the analog input configuration for each
sample in a sequence executed with Sample Sequencer 0. If a bit in this register is set, the
corresponding MUXn field in the ADCSSMUX0 register selects from AIN[19:16]. When a bit in
this register is clear, the corresponding MUXn field selects from AIN[15:0]. This register is 32 bits
wide and contains information for eight possible samples.
Note that this register is not used when the differential channel designation is used (the Dn bit is set
in the ADCSSCTL0 register) because the ADCSSMUX0 register can select all the available pairs.
ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0)
ADC0 base: 0x4003.8000
ADC1 base: 0x4003.9000
Offset 0x058
Type RW, reset 0x0000.0000
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
reserved
EMUX7
reserved
EMUX6
reserved
EMUX5
reserved
EMUX4
Type RO
RO
RO
RW
RO
RO
RO
RW
RO
RO
RO
RW
RO
RO
RO
RW
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Type
Reset
15
14
13
reserved
RO
RO
RO
0
0
0
12
EMUX3
RW
0
11
10
9
reserved
RO
RO
RO
0
0
0
8
EMUX2
RW
0
7
6
5
reserved
RO
RO
RO
0
0
0
4
EMUX1
RW
0
3
2
1
reserved
RO
RO
RO
0
0
0
0
EMUX0
RW
0
Bit/Field
31:29
28
Name
reserved
EMUX7
Type
RO
RW
Reset
0x0
0x0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
8th Sample Input Select (Upper Bit)
The EMUX7 field is used during the eighth sample of a sequence
executed with the sample sequencer.
Value Description
0 The eighth sample input is selected from AIN[15:0] using the
ADCSSMUX0 register. For example, if the MUX7 field is 0x0,
AIN0 is selected.
1 The eighth sample input is selected from AIN[19:16] using
the ADCSSMUX0 register. For example, if the MUX7 field is 0x0,
AIN16 is selected.
27:25
24
23:21
reserved
EMUX6
reserved
RO
0x0
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
RW
0x0
7th Sample Input Select (Upper Bit)
The EMUX6 field is used during the seventh sample of a sequence
executed with the sample sequencer. This bit has the same description
as EMUX7.
RO
0x0
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
June 18, 2014
Texas Instruments-Production Data
1249