BQ24188_15 Datasheet, PDF (9/52 Pages) Texas Instruments – bq24188 2A, 30V, Host-Controlled Single-Input, Single Cell Switchmode Li-Ion Battery Charger with Power Path Management and USB-OTG Support

www.ti.com
bq24188
SLUSC44A – DECEMBER 2014 – REVISED MAY 2015
Electrical Characteristics (continued)
Circuit of Figure 7, V_UVLO < V_IN < V_OVP AND V_IN > V_BAT+ V_SLP, T_J = –40°C to 125°C and T_J = 25°C for typical values (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PROTECTION
V_UVLO
V_{UVLO_HYS}
V_BATUVLO
IC active threshold voltage
IC active hysteresis
Battery Undervoltage Lockout
threshold
V_IN rising
V_IN falling from above V_UVLO
V_BAT falling, 100mV Hysteresis
3.2
3.3
3.4
V
300
mV
2.4
2.6
V
V_SLP
t_DGL(BAT)
Sleep-mode entry threshold,
V_IN-V_BAT
Deglitch time, BAT above
V_BATUVLO before SYS starts to
rise
2.0 V < V_BAT < V_BATREG, V_IN falling
0
40
120
mV
1.2
ms
V_{SLP_HYS}
t_DGL(VSLP)
V_OVP
Sleep-mode exit hysteresis
Deglitch time for supply rising
above V_SLP+V_{SLP_HYS}
Input supply OVP threshold
voltage
V_IN rising above V_SLP
Rising voltage, 2-mV over drive, t_RISE=100ns
N rising, 100mV hysteresis
40
100
190
mV
30
ms
13.6
14
14.4
V
V_BATGD
Good Battery Monitor
Threshold
V_IN Rising
3.51
3.7
3.89
V
t_{DGL(BUCK_OVP)}
Deglitch time, VIN OVP in
Buck Mode
IN falling below V_OVP
30
ms
V_BOVP
V_{BOVP_HYS}
t_DGL(BOVP)
I_CbCLIMIT
T_SHTDWN
Battery OVP threshold voltage V_BAT threshold over V_OREG to turn off charger during charge
V_BOVP hysteresis
BOVP Deglitch
Cycle-by-cycle current limit
Thermal trip
Thermal hysteresis
Lower limit for V_BAT falling from above V_BOVP
Battery entering/exiting BOVP
V_SYS shorted
1.03 ×
V_BATREG
4.1
1.05 ×
V_BATREG
1
8
4.5
150
10
1.07 ×
V_BATREG
4.9
V
% of
V_BATREG
ms
A
°C
°C
T_REG
Thermal regulation threshold Input current begins to cut off
Safety Timer Accuracy
125
°C
–20%
20%
PWM
R_{DSON_Q1}
Internal top MOSFET on-
resistance
YFF Package: Measured from IN to SW
RGE Package: Measured from IN to SW
75
120
mΩ
80
135
mΩ
R_{DSON_Q2}
Internal bottom N-channel
MOSFET on-resistance
YFF Package: Measured from SW to PGND
RGE Package: Measured from SW to PGND
75
115
mΩ
80
135
mΩ
f_OSC
Oscillator frequency
D_MAX
Maximum duty cycle
D_MIN
Minimum duty cycle
BATTERY-PACK NTC MONITOR (1)
1.35
1.5
1.65
MHz
95
%
0
V_HOT
V_WARM
V_COOL
V_COLD
TSOFF
High temperature threshold
Warm temperature threshold
Cool temperature threshold
Low temperature threshold
TS Disable threshold
t_DGL(TS)
Deglitch time on TS change
I²C COMPATIBLE INTERFACE
V_TS falling, 2% V_DRV Hysteresis
V_TS falling, 2% V_DRV Hysteresis
V_TS rising, 2% V_DRV Hysteresis
V_TS rising, 2% V_DRV Hysteresis
V_TS rising, 4% V_DRV Hysteresis
Applies to V_HOT, V_WARM, V_COOL and V_COLD
27.3
36.0
54.7
58.2
80
30
38.3
56.4
60
50
32.6
41.2
58.1
61.8
85
%V_DRV
%V_DRV
%V_DRV
%V_DRV
%V_DRV
ms
V_IH
V_IL
V_OL
I_BIAS
t_WATCHDOG
t_I2CRESET
Input low threshold level
Input low threshold level
Output low threshold level
High-Level leakage current
V_PULL-UP=1.8V, SDA and SCL
V_PULL-UP=1.8V, SDA and SCL
IL=5mA, sink current
V_PULL-UP=1.8V, SDA and SCL
1.3
V
0.4
V
0.4
V
1
μA
30
50
s
700
ms
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: bq24188
Submit Documentation Feedback
9