English
Language : 

CC2500_06 Datasheet, PDF (80/84 Pages) Texas Instruments – Single Chip Low Cost Low Power RF Transceiver
CC2500
32.5 Carrier tape and reel specification
Carrier tape and reel is in accordance with EIA Specification 481.
Tape and Reel Specification
Package
Tape Width
QLP 20
12 mm
Component
Pitch
8 mm
Hole
Pitch
4 mm
Reel
Diameter
13 inches
Table 41: Carrier tape and reel specification
Units per Reel
2500
33 Ordering Information
Chipcon Part
Number
CC2500-RTY1
CC2500-RTR1
CC2500-CC2550DK
CC2500EMK
TI Part Number
Description
CC2500RTK
CC2500RTKR
CC2500-CC2550DK
CC2500EMK
CC2500 QLP20 RoHS Pb-free 490/tray
CC2500 QLP20 RoHS Pb-free 2500/T&R
CC2500_CC2550 Development Kit
CC2500 Evaluation Module Kit
Table 42: Ordering information
Minimum Order Quantity
(MOQ)
490 (tray)
2500 (tape and reel)
1
1
34 General Information
34.1 Document History
Revision
1.2
1.1
Date
2006-06-28
2005-10-20
Description/Changes
Added figures to table on SPI interface timing requirements.
Added information about SPI read.
Updates to text and included new figure in section on arbitrary length configuration.
Updates to section on CRC check. Added information about CRC check when
PKTCTRL0.CC2400_EN=1.
Added information on RSSI update rate in section RSSI.
Updates to text and included new figures in section on power-on start-up sequence.
Changes to wake-on-radio current consumption figures under electrical specifications.
Updates to text in section on data FIFO.
Added information about how to check for PLL lock in section on VCO.
Better explanation of some of the signals in table of GDO signal selection. Also added some more
signals.
Added section on wideband modulation not using spread spectrum under section on system
considerations and guidelines.
Changes to timeout for sync word search in RX in register MCSM2.
Changes to wake-on-radio control register WORCTRL. WOR_RES[1:0] settings 10 b and 11b
changed to Not Applicable (NA).
Added more detailed information on PO_TIMEOUT in register MCSM0.
Added description of programming bits in registers FOCCFG, BSCFG, AGCCTRL0, FREND1.
Changes to ordering information.
MDMCFG2[7] used. 26-27 MHz crystal range. Chapter 15: description of the 2 optional append
bytes. Added matching information. Added information about using a reference signal instead of a
crystal. CRC can only be checked by append bytes or CRC_AUTOFLUSH. Added equation for
calculating RSSI in dBm. Selectivity performance graphs added.
1.0
2005-01-24 First preliminary release.
Table 43: Document history
PRELIMINARY Data Sheet (Rev.1.2) SWRS040A
Page 80 of 83