DS125DF410_13 Datasheet, PDF (6/44 Pages) Texas Instruments – DS125DF410 Low Power Multi-Rate Quad Channel Retimer

DS125DF410
SNLS398E – JANUARY 2012 – REVISED MAY 2013
www.ti.com
ELECTRICAL CHARACTERISTICS
Over recommended operating supply and temperature ranges with default register settings unless otherwise specified. ⁽¹⁾
Symbol
Parameter
Conditions
Min
Typ
Max
Units
POWER
PD
Power Supply Consumption
Average Power Consumption (DFE
Powered-Up and Enabled)⁽²⁾
720
mW
NT_PS
Supply Noise Tolerance⁽⁴⁾
2.5V LVCMOS DC SPECIFICATIONS
Max Transient Power Supply
Current ⁽³⁾
50 Hz to 100 Hz
100 Hz to 10 MHz
10 MHz to 5.0 GHz
500
610
mA
100
mV_P-P
40
mV_P-P
10
mV_P-P
V_IH
High Level Input Voltage
V_IL
Low Level Input Voltage
V_OH
High Level Output Voltage
I_OH = -3mA
V_OL
Low Level Output Voltage
I_OL = 3mA
I_IN
Input Leakage Current
V_IN = V_DD
V_IN = GND
I_IH
Input High Current (EN_SMB pin) V_IN = V_DD
I_IL
Input Low Current (EN_SMB pin) V_IN = GND
3.3 V LVCMOS DC SPECIFICATIONS (SDA, SDC, INT)
1.75
GND
V_DD
V
0.7
V
2.0
V
0.4
V
+10
μA
-10
μA
+55
μA
-110
μA
V_IH
High Level Input Voltage
V_IL
Low Level Input Voltage
V_OL
Low Level Output Voltage
I_IH
Input High Current
I_IL
Input Low Current
f_SDC
SMBus clock rate
DATA BIT RATES
V_DD = 2.5 V
V_DD = 2.5 V
I_PULLUP = 3mA
V_IN = 3.6 V, V_DD = 2.5V
V_IN = GND, V_DD = 2.5V
1.75
GND
+20
-10
100
3.6
V
0.7
V
0.4
V
+40
μA
+10
μA
400
KHz
R_B
Bit Rate Range
SIGNAL DETECT
9.8
12.5
Gbps
SDH
Signal Detect ON Threshold Level Default input signal level to assert
70
signal detect, 10.3125 Gbps, PRBS-
31
mV_p-p
SDL
Signal Detect OFF Threshold Level Default input signal level to de-assert
10
signal detect, 10.3125 Gbps, PRBS-
31
mV_p-p
(1) Typical values represent most likely parametric norms at V_DD = 2.5V, T_A = 25°C., and at the Recommended Operation Conditions at the
time of product characterization.
(2) V_DD= 2.5V, T_A = 25°C. All four channels active and locked. DFE is powered-up and enabled.
(3) Max momentary power supply current lasting less than 1s. The retimer may consume more power than the maximum average power
rating during the time required to acquire CDR lock.
(4) Allowed supply noise (mV_P-P sine wave) under typical conditions.
6
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DS125DF410