DS90UB927-Q1 Datasheet, PDF (32/56 Pages) Texas Instruments – 5MHz - 85MHz 24-bit Color FPD-Link III Serializer with Bidirectional Control Channel

DS90UB927-Q1, DS90UB927Q, DS90UB927Q-Q1
SNLS416B – JUNE 2012
ADD
(dec)
3
ADD
(hex)
0x03
Register Name
General Configuration
www.ti.com
Table 5. Serial Control Bus Registers (continued)
Bit(s)
7
6
5
4
3
2
1
0
Register
Type
RW
RW
RW
RW
RW
RW
Default
(hex)
0xD2
Function
Back channel
CRC Checker
Enable
I2C Remote
Write Auto
Acknowledge
Filter Enable
I2C Pass-
through
PCLK Auto
TRFB
Description
Back Channel Check Enable
0: Disable
1: Enable (default)
Reserved.
Automatically Acknowledge I2C Remote Write When enabled, I2C
writes to the Deserializer (or any remote I2C Slave, if I2C PASS ALL
is enabled) are immediately acknowledged without waiting for the
Deserializer to acknowledge the write. This allows higher throughput
on the I2C bus. Note: this mode will prevent any NACK or read/write
error indication from a remote device from reaching the I2C master.
0: Disable (default)
1: Enable
HS, VS, DE two clock filter When enabled, pulses less than two full
PCLK cycles on the DE, HS, and VS inputs will be rejected
0: Filtering disable
1: Filtering enable (default)
I2C Pass-Through Mode
Read/Write transactions matching any entry in the DeviceAlias
registers will be passed through to the remote deserializer I2C
interface.
0: Pass-Through Disabled (default)
1: Pass-Through Enabled
Reserved
Switch over to internal OSC in the absence of PCLK
0: Disable auto-switch
1: Enable auto-switch (default)
Reserved
32
Submit Documentation Feedback
Product Folder Links: DS90UB927-Q1 DS90UB927Q DS90UB927Q-Q1
Copyright © 2012, Texas Instruments Incorporated