English
Language : 

OMAP5912ZZG Datasheet, PDF (128/269 Pages) Texas Instruments – This data sheet revision history highlights the technical changes made to SPRS231D to generate SPRS231E
Functional Overview
BYTE
ADDRESS
FFFB:7830
FFFB:7834
FFFB:7838
FFFB:783C
FFFB:7840
FFFB:7844
FFFB:7848
FFFB:784C
FFFB:7850
FFFB:7854
FFFB:7858
FFFB:785C
FFFB:7860
FFFB:7864
FFFB:7868
Table 3−19. MMC/SDIO1 Registers (Continued)
REGISTER NAME
DESCRIPTION
ACCESS ACCESS
WIDTH TYPE
Reserved
MPU_MMC_SDIO
MMC SDIO Configuration Register
16
R/W
MPU_MMC_SYST
MMC System Test Register
16
R/W
MPU_MMC_REV
MMC Module Revision Register
16
R
MPU_MMC_RSP0
MMC Command Response Register 0
16
R
MPU_MMC_RSP1
MMC Command Response Register 1
16
R
MPU_MMC_RSP2
MMC Command Response Register 2
16
R
MPU_MMC_RSP3
MMC Command Response Register 3
16
R
MPU_MMC_RSP4
MMC Command Response Register 4
16
R
MPU_MMC_RSP5
MMC Command Response Register 5
16
R
MPU_MMC_RSP6
MMC Command Response Register 6
16
R
MPU_MMC_RSP7
MMC Command Response Register 7
16
R
MPU_MMC_IOSR
MMC Command Response IOSR Register
16
R/W
MPU_MMC_SYSC
MMC System Control Register
16
R/W
MPU_MMC_SYSS
MMC System Status Register
16
R
RESET
VALUE
0000h
0000h
undefined
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
BYTE
ADDRESS
FFFB:9000
FFFB:9004
FFFB:9008
Table 3−20. OS Timer 32-kHz Registers
REGISTER NAME
DESCRIPTION
OS_TIMER_TICK_VAL
OS_TIMER_TICK_CNTR
OS_TIMER_CTRL
OS Timer 32K Tick Value Register
OS TIimer 32k Tick Counter Register
OS Timer 32k Timer Control Register
ACCESS ACCESS
WIDTH TYPE
32
R/W
32
R
32
R/W
RESET
VALUE
00FF FFFFh
00FF FFFFh
0000 0008h
BYTE
ADDRESS
REGISTER NAME
FFFB:A000h USB_HC_REVISION
FFFB:A004h USB_HC_CONTROL
FFFB:A008h USB_HC_CMD_STAT
FFFB:A00Ch
FFFB:A010h
FFFB:A014h
USB_HC_INT_STAT
USB_HC_INT_EN
USB_HC_INT_NEN
FFFB:A018h USB_HC_HCCA
FFFB:A01Ch USB_HC_PRD_CUR_EN
FFFB:A020h USB_HC_CTRL_HEAD
FFFB:A024h USB_HC_CTRL_CUR_EN
FFFB:A028h USB_HC_BLK_HEAD_EN
FFFB:A02Ch USB_HC_BLK_CUR_EN
† Bit 0 is zero.
Table 3−21. USB Host Registers
DESCRIPTION
USB Host Controller OHCI Revision Number
Register
USB Host Controller Operating Mode Register
USB Host Controller Command and Status
Register
USB Host Controller Interrupt Status Register
USB Host Controller Interrupt Enable Register
USB Host Controller Interrupt Disable Register
USB Host Controller HCCA Physical Address
Register
USB Host Controller Physical Address of Current
Period Endpoint Descriptor Register
USB Host Controller Physical Address of Head of
Control Endpoint Descriptor List Register
USB Host Controller Physical Address of Current
Control Endpoint Descriptor Register
USB Host Controller Physical Address of Head of
Bulk End Point Descriptor List Register
USB Host Controller Physical Address of Current
Bulk Endpoint Descriptor Register
ACCESS ACCESS
WIDTH TYPE
RESET
VALUE
R
32
0000 0010h
R/W
32
xxxx xx00h
R/W
32
xxxx 0000h
R/W
32
xxxx xxx0h
R/W
32
xxxx xx00h
R/W
32
xxxx xxx0h
R/W
32
0000 0000h
R/W
32
0000 0000h
R/W
32
0000 0000h
R/W
32
0000 0000h
R/W
32
0000 0000h
R/W
32
0000 0000h
128 SPRS231E
December 2003 − Revised December 2005