TL16C752C Datasheet, PDF (8/50 Pages) Texas Instruments – DUAL UART WITH 64-BYTE FIFO

TL16C752C
DUAL UART
WITH 64-BYTE FIFO
SLLS646 – MARCH 2008
www.ti.com
A. When CTS is low, the transmitter keeps sending serial data out.
B. When CTS goes high before the middle of the last stop bit of the current byte, the transmitter finishes sending the
current byte, but it does not send the next byte.
C. When CTS goes from high to low, the transmitter begins sending data again.
Figure 2. CTS Functional Timing
D7- D0
UART 1
RX
FIFO
Serial to
Parallel
Flow
Control
UART 2
RX TX
Parallel to
Serial
RTS CTS
Flow
Control
TX
FIFO
TX
FIFO
Parallel to
Serial
TX RX
Serial to
Parallel
Flow
Control
CTS RTS
Flow
Control
RX
FIFO
D7- D0
Figure 3. Autoflow Control (Auto-RTS and Auto-CTS) Example
Software Flow Control
Software flow control is enabled through the enhanced feature register and the modem control register. Different
combinations of software flow control can be enabled by setting different combinations of EFR[3−0]. Table 1
shows software flow control options.
Two other enhanced features relate to S/W flow control:
• Xon Any Function [MCR(5): Operation resumes after receiving any character after recognizing the Xoff
character.
NOTE:
It is possible that an Xon1 character is recognized as an Xon Any character, which
could cause an Xon2 character to be written to the RX FIFO.
• Special Character [EFR(5)]: Incoming data is compared to Xoff2. Detection of the special character sets the
Xoff interrupt {IIR(4)] but does not halt transmission. The Xoff interrupt is cleared by a read of the IIR. The
special character is transferred to the RX FIFO.
8
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TL16C752C