English
Language : 

M16C5LD Datasheet, PDF (2/85 Pages) Renesas Technology Corp – RENESAS MCU
M16C/5LD Group, M16C/56D Group
1. Overview
1.2 Specifications
Table 1.1 to Table 1.4 list specifications of the M16C/5LD Group, M16C/56D Group.
Table 1.1 Specifications (80-pin Version) (1/2)
Item
CPU
Function
Specification
Central processing unit M16C/60 Series CPU Core (Multiplier: 16 × 16  32 bits, Multiply-accumulate
unit: 16 × 16 + 32  32 bits)
• Basic instructions: 91
• Minimum instruction execution time:
31.25 ns (f(BCLK) = 32 MHz, VCC = 3.0 to 5.5 V)
40ns (f(BCLK) = 25MHz, VCC = 2.7 to 5.5V)
• Operating mode: Single-chip mode
Memory
ROM, RAM, data flash See Table 1.5. and Table 1.6
Voltage
Detection
Voltage detector
• 2 voltage detect points
Clock
Clock generator
• 4 circuits (Main clock, sub clock, PLL frequency synthesizer, 125-kHz on-
chip oscillator)
• Oscillation stop detector: Main clock oscillator stop/re-oscillation detection
• Frequency divide circuit: Divide-by-1, 2, 4, 8, or 16 selectable
• Low-power consumption modes: Wait mode, stop mode
• Real time clock
I/O Ports
Programmable I/O
ports
• 71 CMOS inputs/outputs, a pull-up resistor selectable
Interrupts
• Interrupt vectors: 70
• External interrupt inputs: 11 (NMI, INT × 6, key input × 4)
• Interrupt priority levels: 7 levels
Watchdog Timer
• 15 bits × 1 (with prescaler)
• Automatic reset start function selectable
• 125-kHz on-chip oscillator for watchdog timer
DMA
DMAC
• 4 channels, Cycle-steal transfer mode
• Trigger sources: 42
• Transfer modes: 2 (single transfer, repeat transfer)
Timers
Timer A
16-bit timer × 5
Timer mode, event counter mode, one-shot timer mode, pulse-width
modulation (PWM) mode
Two-phase pulse signal processing in event counter mode (two-phase
encoder input) × 3
Programmable output mode × 3
Timer B
16-bit timer × 3
Timer mode, event counter mode, pulse frequency measurement mode,
pulse-width measurement mode
Timer function for three- Three-phase motor control timer ×1 (timers A1, A2, A4, and B2 used)
phase motor control On-chip dead time timer
Timer S (Input capture/ • 16-bit timer × 1 (base timer)
output compare)
• I/O: 8 channels
Task monitoring timer 16-bit timer ×1 channel
Real-time clock
Count: seconds, minutes, hours, weeks
Serial
Interface
UART0 to UART4
4 channels (UART, clock synchronous serial interface)
1 channels (UART, clock synchronous serial interface, I2C-bus, IEBus)(1)
A/D Converter
10-bit resolution × 27 channels (A/D circuit)
10-bit resolution × 4 channels (A/D1 circuit)
Note:
1. IEBus is a trademark of NEC Electronics Corporation.
REJ03B0307-0110 Rev.1.10 Dec 01, 2009
Page 2 of 83