M16C5LD Datasheet, PDF (13/85 Pages) Renesas Technology Corp – RENESAS MCU

M16C/5LD Group, M16C/56D Group
1. Overview
Figure 1.6 shows the pin assignments for 64-pin package and Table 1.9 and Table 1.10 list pin names for
64-pin package.
P0_2 / AN0_2
49
P0_1 / AN0_1
50
P0_0 / AN0_0
51
P10_7 / AN_7 / KI3
52
P10_6 / AN_6 / KI2
53
P10_5 / AN_5 / KI1
54
P10_4 / AN_4 / KI0
55
P10_3 / AN_3
56
P10_2 / AN_2
57
P10_1 / AN_1
58
AVSS
59
P10_0 / AN_0
60
VREF
61
AVCC
62
P9_3 / AN2_4 /CTX0 ⁽¹⁾
63
P9_2 / AN3_1 / TB2IN / CRX0 ⁽¹⁾
64
32
31
30
29
M16C/5LD Group ²⁸
M16C/56D Group
27
26
25
24
PLQP0064KB-A
23
22
(64P6Q-A)
21
(Top view)
20
19
18
17
P3_0 / CLK3
P3_1 / RXD3
P3_2 / TXD3
P3_3 / CTS3 / RTS3
P6_4 / RTS1 / CTS1
P6_5 / CLK1
P6_6 / RXD1
P6_7 / TXD1
P7_0 / TXD2 / SDA2 / TA0OUT / CTS1 / RTS1
P7_1 / RXD2 / SCL2 / TA0IN / CLK1
P7_2 / CLK2 / TA1OUT / V / RXD1
P7_3 / CTS2 / RTS2 / TA1IN / V / TXD1
P7_4 / TA2OUT / W
P7_5 / TA2IN / W
P7_6 / TA3OUT
P7_7 / TA3IN
Note:
1. There are pins CTX0 and CRX0 only in the M16C/5LD group.
Figure 1.6 Pin Assignment for 64-Pin Package (Top View)
Set bits PACR2 to PACR0 in the PACR register to 010b before signals are input or output to individual pins
after reset. When the PACR register is not set, signals are not input or output for some of the pins.
REJ03B0307-0110 Rev.1.10 Dec 01, 2009
Page 13 of 83