English
Language : 

HYB18L256169BF Datasheet, PDF (5/48 Pages) Qimonda AG – 256-Mbit Mobile-RAM
◁
HY[B/E]18L256169BF-7.5
256-Mbit Mobile-RAM
Overview
1.3
Description
The HY[B/E]18L256169BF is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits.
It is internally configured as a quad-bank DRAM.
The HY[B/E]18L256169BF achieves high speed data transfer rates by employing a chip architecture that
prefetches multiple bits and then synchronizes the output data to the system clock. Read and write accesses are
burst-oriented; accesses start at a selected location and continue for a programmed number of locations (1, 2, 4,
8 or full page) in a programmed sequence.
The device operation is fully synchronous: all inputs are registered at the positive edge of CLK.
The HY[B/E]18L256169BF is especially designed for mobile applications. It operates from a 1.8V power supply.
Power consumption in self refresh mode is drastically reduced by an On-Chip Temperature Sensor (OCTS); it can
further be reduced by using the programmable Partial Array Self Refresh (PASR).
A conventional data-retaining Power-Down (PD) mode is available as well as a non-data-retaining Deep Power-
Down (DPD) mode.
The HY[B/E]18L256169BF is housed in a 54-ball PG-VFBGA package. It is available in Commercial (0 °C to
70 °C) and Extended (-25 °C to 85 °C) temperature range.
#+ %
#, +
#3
2! 3
#! 3
7%
-O D E
2E G IS TE RS


! !  
"!  " ! 




#O LU MN ! D D RE S S
#O U N TE R, A TC H
Figure 2 Functional Block Diagram
Data Sheet
"A NK  " A N K 
"A N K 
  
"A N K 
-E M O RY
!RRA Y
    X   
X 
3E N S E ! M P LIFIE R
)/ 'A TIN G
$1 - - AS K , O G IC


$A TA
/U TP U T
2E G 


$A TA
)N P U T
2E G 
,$ 1 -
5$ 1 -
$1
$1 
#O LU M N

$EC O D E R
5
Rev. 1.02, 2006-12
02032006-MP0M-7FQG
 ▷