English
Language : 

HYB18L256169BF Datasheet, PDF (24/48 Pages) Qimonda AG – 256-Mbit Mobile-RAM
◁
2.4.6 WRITE
#, +
#+ % (IG H
#3
2! 3
#! 3
7%
! !
!
"! " !
#!
%NAB LE! 0
!0
$ISA BLE!0
"!
HY[B/E]18L256169BF-7.5
256-Mbit Mobile-RAM
Functional Description
WRITE bursts are initiated with a WRITE command, as
shown in Figure 23. Basic timings for the DQs are
shown in Figure 24; they apply to all write operations.
The starting column and bank addresses are provided
with the WRITE command, and Auto Precharge is
either enabled or disabled for that access. If Auto
Precharge is enabled, the row being accessed is
precharged at the completion of the write burst. For the
generic WRITE commands used in the following
illustrations, Auto Precharge is disabled.
"!" AN K! DD RES S
#!  #O LUM N ! DD RESS
!0! UTO0 RE CHA RGE
$O NgT# ARE
Figure 23 WRITE Command
#, +
$1-
$1
T)3
T)(
T)3
T)(
$)N
$)N 
$O NgT#A RE
Figure 24 Basic WRITE Timing Parameters for DQs
During WRITE bursts, the first valid data-in element is registered coincident with the WRITE command, and
subsequent data elements are registered on each successive positive edge of CLK. Upon completion of a burst,
assuming no other commands have been initiated, the DQs remain in High-Z state, and any additional input data
is ignored.
Figure 25 and Figure 26 show a single WRITE burst for each supported CAS latency setting.
Data Sheet
24
Rev. 1.02, 2006-12
02032006-MP0M-7FQG
 ▷