TDA4841PS Datasheet, PDF (9/60 Pages) NXP Semiconductors – I2C-bus autosync deflection controller for PC monitors

Philips Semiconductors
I²C-bus autosync deflection controller for
PC monitors
Product specification
TDA4841PS
X-ray protection
The X-ray protection input XRAY (pin 2) provides a voltage
detector with a precise threshold. If the input voltage at
XRAY exceeds this threshold for a certain period of time,
control bit SOFTST is reset, which switches the IC into
protection mode. In this mode several pins are forced into
defined states:
HUNLOCK (pin 17) is floating
The capacitor connected to HPLL2 (pin 30) is
discharged
Horizontal output stage (HDRV) is floating
B+ control driver stage (BDRV) is floating
Vertical output stages (VOUT1 and VOUT2) are floating
CLBL provides a continuous blanking signal.
There are two different ways to restart the IC:
1. XSEL (pin 9) is open-circuit or connected to ground.
The control bit SOFTST must be set to logic 1 via the
I²C-bus. The IC then returns to normal operation via
soft start.
2. XSEL is connected to V_CC via an external resistor.
The supply voltage of the IC must be switched off for a
certain time before the IC can be restarted again using
the standard power-on procedure.
Vertical oscillator and amplitude control
This stage is designed for fast stabilization of vertical size
after changes in sync frequency conditions.
The free-running frequency f_fr(V) is determined by the
resistor R_VREF connected to pin 23 and the capacitor
C_VCAP connected to pin 24. The value of R_VREF is not only
optimized for noise and linearity performance in the whole
vertical and EW section, but also influences several
internal references. Therefore the value of R_VREF must not
be changed. Capacitor C_VCAP should be used to select the
free-running frequency of the vertical oscillator in
accordance with the following formula:
f_fr(V) = -1---0---.--8-----_×-----R----_V---_R---1-_E---_F-----_×-----C----_V---_C----_A---_P--
To achieve a stabilized amplitude the free-running
frequency f_fr(V), without adjustment, should be at least 10%
lower than the minimum trigger frequency.
The contributions shown in Table 2 can be assumed.
Table 2 Calculation of f_fr(V) total spread
Contributing elements
Minimum frequency offset between f_fr(V) and
lowest trigger frequency
Spread of IC
Spread of R_VREF
Spread of C_VCAP
Total
10%
±3%
±1%
±5%
19%
Result for 50 to 160 Hz application:
f_fr(V) = ^{5---1-0--.--1-H--9--z--} = 42 Hz
The AGC of the vertical oscillator can be disabled by
setting control bit AGCDIS via the I²C-bus. A precise
external current has to be injected into VCAP (pin 24) to
obtain the correct vertical size. This special application
mode can be used when the vertical sync pulses are
serrated (shifted); this condition is found in some display
modes, e.g. when using a 100 Hz upconverter for video
signals.
Application hint: VAGC (pin 22) has a high input
impedance during scan. Therefore, the pin must not be
loaded externally; otherwise non-linearities in the vertical
output currents may occur due to the changing charge
current during scan.
Adjustment of vertical size, VGA overscan and EHT
compensation
There are four different ways to adjust the amplitude of the
differential output currents at VOUT1 and VOUT2:
1. Register VGAIN changes the vertical size without
affecting any other output signal of the IC; this
adjustment is meant for factory alignments.
2. Register VSIZE changes not only the vertical size, but
also provides the correct tracking of all other related
waveforms (see Section “Tracking of vertical
adjustments”); this register should be used for user
adjustments.
3. For the VGA350 mode the register VOVSCN can
activate a +17% step in vertical size.
4. VSMOD (pin 21) can be used for a DC controlled EHT
compensation of vertical size by correcting the
differential output currents at VOUT1 and VOUT2;
VSMOD does not affect the EW waveforms, vertical
focus, pin unbalance and parallelogram corrections.
1999 Oct 25
9