English
Language : 

TDA8025 Datasheet, PDF (7/38 Pages) NXP Semiconductors – IC card interface
NXP Semiconductors
TDA8025
IC card interface
8. Functional description
Remark: Throughout this document the ISO7816 terminology conventions have been
adhered to and it is assumed that the reader is familiar with these.
8.1 Power supplies
Two supply selections can be made using pin CONFIG (see Figure 3) depending on the
active state of the pin:
• pin CONFIG is LOW: supply is pin VDDI(REG). The voltage range of the pin is between
3.6 V and 5.5 V. The regulator output range is between 3 V and 3.6 V.
• pin CONFIG is HIGH: supply pins VDDI(REG) and VDD(INTREGD) are connected together
to bypass the regulator. Pin VDDI(REG) voltage is between 3 V and 3.6 V.
Remark: VDD(INTF) must not exceed VDD(INTREGD) + 0.3 V.
VDDI(REG)
10 µF
GND CONFIG
20 16
21
REGULATOR
10 µF
100 nF
VDD(INTREGD)
19
VDDI(REG)
GND CONFIG
20 16
21
REGULATOR
10 µF
100 nF
VDD(INTREGD)
19
SUPPLY
INTERNAL
REFERENCE
VOLTAGE
SENSE
VCC
LOOP
18 VCC
14 CGND
470 nF
220 nF
001aai959
3.6 V < VDDI(REG) < 5.5 V
Fig 3. Power strategy
SUPPLY
INTERNAL
REFERENCE
VOLTAGE
SENSE
VCC
LOOP
18 VCC
14 CGND
470 nF
220 nF
001aai960
3 V < VDD(INTREGD) < 3.6 V
TDA8025_1
Product data sheet
The following examples illustrate the voltage restrictions for VDD(INTF).
• CONFIG pin driven to GND: when VDD(INTREGD) is generated by the internal regulator,
VDD(INTF) must not exceed 3.3 V.
• CONFIG pin is driven by VDDI(REG) without VDD(INTF) tied to VDDI(REG) while
VDD(INTREGD) is tied to VDDI(REG): VDD(INTF) must not exceed VDDI(REG) + 0.3 V.
• CONFIG pin is driven by VDDI(REG) with VDD(INTF) tied to both VDDI(REG) and
VDD(INTREGD): there no are restrictions for VDD(INTF).
The TDA8025 is held in the reset state until VDD(INTREGD) reaches Vth + Vhys and
PORADJ Vth + Vhys plus the tw(POR) delay. If the VDD(INTREGD) and PORADJ signals fall
below Vth, an automatic contact deactivation is triggered.
All interface signals to the microcontroller are referenced to VDD(INTF). In addition, all card
contacts remain inactive during power-up and power-down cycles.
Rev. 01 — 6 April 2009
© NXP B.V. 2009. All rights reserved.
7 of 38