English
Language : 

TDA8025 Datasheet, PDF (28/38 Pages) NXP Semiconductors – IC card interface
◁
NXP Semiconductors
TDA8025
IC card interface
Table 8. Characteristics of IC supply voltage …continued
Tamb = 25 °C; all parameters remain within limits but are only statistically tested for the temperature range; fxtal = 10 MHz; all
currents flowing into the IC are positive; unless otherwise specified. Parameters specified as a function of
VDD(INTF), VDDI(REG), VDD(INTREGD) or VCC refer to the actual value at the time of measurement.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Control inputs: pins CLKDIV1, CLKDIV2, CMDVCCN, RSTIN, VCC_SEL2, VCC_SEL1 and ENCLKIN[7]
VIL
LOW-level input
voltage
−0.3
-
+0.3VDD(INTF)
V
VIH
HIGH-level input
voltage
0.7VDD(INTF) -
VDD(INTF) + 0.3 V
Vhys
hysteresis
control inputs
-
0.14VDD(INTF) -
V
voltage
IIL
LOW-level input VIL = 0 V
current
-
-
1
µA
IIH
HIGH-level input VIH = VDD(INTF)
-
-
1
µA
current
Control inputs CMDVCCN and CONFIG[7]
fCMDVCCN
frequency on pin
CMDVCCN
-
-
150
kHz
VIL
LOW-level input
voltage
−0.3
-
+0.3VDD(INTF)
V
VIH
HIGH-level input
voltage
Vhys
hysteresis
pin CONFIG
voltage
0.7
-
VDD(INTREGD)
VDD(INTREGD) + V
0.3
-
0.14VDD(INTF) -
V
IIL
LOW-level input VIL = 0 V
current
-
-
1
µA
IIH
HIGH-level input VIH = VDD(INTREGD)
-
-
1
µA
current
Card detection inputs: pins PRES and PRESN[7][8][9]
VIL
LOW-level input
voltage
−0.3
-
+0.3VDD(INTREGD) V
VIH
HIGH-level input
voltage
0.7
-
VDD(INTREGD)
VDD(INTREGD) + V
0.3
Vhys
hysteresis
pins PRES and PRESN
-
0.17
-
V
voltage
VDD(INTREGD)
IIL
LOW-level input VIL = 0 V
current
-
-
5
µA
IIH
HIGH-level input VIH = VDD(INTREGD)
-
-
5
µA
current
OFFN output[10]: pin OFFN
VOL
LOW-level output IOL = 2 mA
voltage
0
-
0.3
V
VOH
HIGH-level
IOH = −15 µA
0.75VDD(INTF) -
-
V
output voltage
Rpu
pull-up
to VDD
resistance
16
20
24
kΩ
[1] Two decoupling capacitors connected in parallel to VDD(INTREGD) rated at 100 nF and 1 µF.
TDA8025_1
Product data sheet
Rev. 01 — 6 April 2009
© NXP B.V. 2009. All rights reserved.
28 of 38
 ▷