MC68HC912B32 Datasheet, PDF (102/128 Pages) Motorola, Inc – 16-Bit Microcontroller

TYPE 0 — NO IFR
HEADER
DATA FIELD
CRC
TYPE 1 — SINGLE BYTE FROM A SINGLE RESPONDER
HEADER
DATA FIELD
CRC
NB ID
TYPE 2 — SINGLE BYTE FROM MULTIPLE RESPONDERS
HEADER
DATA FIELD
CRC
NB ID1
IDn
TYPE 3 — MULTIPLE BYTES FROM A SINGLE RESPONDER
HEADER
DATA FIELD
CRC
NB
IFR DATA FIELD
CRC
Figure 25 Types of In-Frame Response
TSIFR — Transmit Single Byte IFR with No CRC (Type 1 and Type 2)
Used to request the BDLC to transmit the byte in the BDLC data register (BDR) as a single byte IFR
with no CRC.
0 = TSIFR will be cleared automatically once the BDLC has successfully transmitted the byte in the
BDR onto the bus, or TEOD is set by the CPU, or an error is detected on the bus.
1 = If set prior to a valid EOD being received with no CRC error, once the EOD symbol has been
received the BDLC will attempt to transmit the appropriate normalization bit followed by the byte
in the BDR.
TMIFR0 — Transmit Multiple Byte IFR without CRC (Type 3)
Used to request the BDLC to transmit the byte in the BDLC data register (BDR) as the first byte of a
multiple byte IFR without CRC.
0 = TMIFR0 will be cleared automatically once the BDLC has successfully transmitted the EOD
symbol, by the detection of an error on the multiplex bus, or by a transmitter underrun caused
when the programmer does not write another byte to the BDR following the TDRE interrupt.
1 = If this bit is set prior to a valid EOD being received with no CRC error, once the EOD symbol
has been received the BDLC will attempt to transmit the appropriate normalization bit followed
by IFR bytes. The programmer should set TEOD after the last IFR byte has been written into
BDR register. After TEOD has been set, the last IFR byte to be transmitted will be the last byte
which was written into the BDR register.
TMIFR1 — Transmit Multiple Byte IFR with CRC (Type 3)
This bit requests the BDLC to transmit the byte in the BDLC data register (BDR) as the first byte of a
multiple byte IFR with CRC or as a single byte IFR with CRC.
0 = TMIFR1 will be cleared automatically once the BDLC has successfully transmitted the CRC byte
and EOD symbol, by the detection of an error on the multiplex bus, or by a transmitter underrun
caused when another byte is not written to the BDR following the TDRE interrupt.
1 = If set prior to a valid EOD being received with no CRC error, once the EOD symbol has been
received the BDLC will attempt to transmit the appropriate normalization bit followed by IFR
bytes. After TEOD has been set by software and the last IFR byte has been transmitted, the
CRC byte is transmitted.
MOTOROLA
102
MC68HC912B32
MC68HC912B32TS/D