English
Language : 

PIC32MX3XX_1 Datasheet, PDF (177/208 Pages) Microchip Technology – High-Performance, General Purpose and USB 32-bit Flash Microcontrollers
PIC32MX3XX/4XX
TABLE 29-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
Param.
No.
Symbol
Characteristics
Min.(1)
Max. Units
Conditions
IM10 TLO:SCL Clock Low Time 100 kHz mode TPB * (BRG + 2) —
μs
400 kHz mode TPB * (BRG + 2)
—
μs
1 MHz mode
TPB * (BRG + 2)
—
μs
(Note 2)
IM11 THI:SCL Clock High Time 100 kHz mode TPB * (BRG + 2)
—
μs
400 kHz mode TPB * (BRG + 2)
—
μs
1 MHz mode
TPB * (BRG + 2)
—
μs
(Note 2)
IM20
TF:SCL SDAx and SCLx 100 kHz mode
Fall Time
400 kHz mode
—
20 + 0.1 CB
300 nsec
300 nsec
1 MHz mode
(Note 2)
—
100 nsec
IM21
TR:SCL SDAx and SCLx 100 kHz mode
Rise Time
400 kHz mode
—
20 + 0.1 CB
1000
300
nsec
nsec
1 MHz mode
(Note 2)
—
300 nsec
IM25 TSU:DAT Data Input
100 kHz mode
250
Setup Time
400 kHz mode
100
—
nsec
—
nsec
1 MHz mode
100
—
nsec
(Note 2)
IM26 THD:DAT Data Input
100 kHz mode
0
Hold Time
400 kHz mode
0
—
μs
0.9
μs
1 MHz mode
0
0.3
μs
(Note 2)
IM30 TSU:STA Start Condition 100 kHz mode TPB * (BRG + 2)
—
μs
Setup Time
400 kHz mode TPB * (BRG + 2)
—
μs
1 MHz mode
TPB * (BRG + 2)
—
μs
(Note 2)
IM31 THD:STA Start Condition 100 kHz mode TPB * (BRG + 2)
—
μs
Hold Time
400 kHz mode TPB * (BRG + 2)
—
μs
1 MHz mode
TPB * (BRG + 2)
—
μs
(Note 2)
IM33 TSU:STO Stop Condition 100 kHz mode TPB * (BRG + 2)
—
μs
Setup Time
400 kHz mode TPB * (BRG + 2)
—
μs
1 MHz mode
TPB * (BRG + 2)
—
μs
(Note 2)
IM34 THD:STO Stop Condition 100 kHz mode TPB * (BRG + 2)
—
nsec
Hold Time
400 kHz mode TPB * (BRG + 2)
—
nsec
1 MHz mode TPB * (BRG + 2)
—
nsec
(Note 2)
Note 1: BRG is the value of the I2C™ Baud Rate Generator.
2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
—
—
—
—
—
—
CB is specified to be
from 10 to 400 pF.
CB is specified to be
from 10 to 400 pF.
—
—
Only relevant for
Repeated Start
condition.
After this period, the
first clock pulse is
generated.
—
—
© 2010 Microchip Technology Inc.
DS61143G-page 177