English
Language : 

PIC32MX3XX_1 Datasheet, PDF (105/208 Pages) Microchip Technology – High-Performance, General Purpose and USB 32-bit Flash Microcontrollers
PIC32MX3XX/4XX
14.0 TIMERS 2, 3, 4, 5
Note 1: This data sheet summarizes the features of
the PIC32MX3XX/4XX family of devices.
It is not intended to be a comprehensive
reference source. To complement the
information in this data sheet, refer to
Section 14. “Timers” (DS61105) of the
“PIC32MX Family Reference Manual”,
which is available from the Microchip web
site (www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be avail-
able on all devices. Refer to Section 4.0
“Memory Organization” in this data
sheet for device-specific register and bit
information.
This family of PIC32MX devices features four
synchronous 16-bit timers (default) that can operate as
a free-running interval timer for various timing applica-
tions and counting external events. The following
modes are supported:
• Synchronous Internal 16-bit Timer
• Synchronous Internal 16-bit Gated Timer
• Synchronous External 16-bit Timer
Two 32-bit synchronous timers are available by
combining Timer2 with Timer3 and Timer4 with Timer5.
The 32-bit timers can operate in three modes:
• Synchronous Internal 32-bit Timer
• Synchronous Internal 32-bit Gated Timer
• Synchronous External 32-bit Timer
Note:
Throughout this chapter, references to
registers TxCON, TMRx and PRx use ‘x’
to represent Timer2 through 5 in 16-bit
modes. In 32-bit modes, ‘x’ represents
Timer2 or 4; ‘y’ represents Timer3 or 5.
14.1 Additional Supported Features
• Selectable clock prescaler
• Timers operational during CPU Idle
• Time base for input capture and output compare
modules (Timer2 and Timer3 only)
• ADC event trigger (Timer3 only)
• Fast bit manipulation using CLR, SET and INV
registers
FIGURE 14-1:
TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)
TMRx
Sync
ADC Event
Trigger(1)
Comparator x 16
Equal
PRx
Reset
0
TxIF
Event Flag
1
TGATE (TxCON<7>)
QD
Q
TGATE (TxCON<7>)
TCS (TxCON<1>)
ON (TxCON<15>)
TxCK(2)
Gate
Sync
PBCLK
Note 1: ADC event trigger is available on Timer3 only.
2: TxCK pins not available on 64-pin devices.
x1
Prescaler
1, 2, 4, 8, 16,
10
32, 64, 256
00
3
TCKPS (TxCON<6:4>)
© 2010 Microchip Technology Inc.
DS61143G-page 105