71M6543F Datasheet, PDF (138/157 Pages) Maxim Integrated Products – Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation

71M6543F/H and 71M6543G/GH Data Sheet
6.4.5 Supply Current
The supply currents provided in Table 95 below include only the current consumed by the 71M6543.
Refer to the 71M6xxx Data Sheet for additional current required when using a 71M6x03 remote sensor.
Table 95: Supply Current Performance Specifications
Parameter
I1:
V3P3A + V3P3SYS current,
Normal Operation
I1a:
V3P3A + V3P3SYS current,
ADC Half Rate
(ADC_DIV=1)
I1b:
V3P3A + V3P3SYS current,
Normal Operation
PLL_FAST=0
Condition
Polyphase: 4 Currents, 3 Voltages
V3P3A = V3P3SYS = 3.3 V,
MPU_DIV [2:0]= 3 (614 kHz MPU clock),
No Flash memory write,
RTM_E=0, PRE_E=0, CE_E=1, ADC_E=1,
ADC_DIV=0, MUX_DIV[3:0]=7,
FIR_LEN[1:0]=1, PLL_FAST=1
Same as I1, except ADC_DIV=1, FIR_LEN=0
Same as I1, except PLL_FAST=0
Device
Min Typ Max Unit
71M6543F/H
71M6543G/GH
7.2 8.5
mA
7.5 8.8
71M6543F/H
71M6543G/GH
71M6543F/H
71M6543G/GH
6.4 7.3
mA
6.7 7.7
2.9 3.8
mA
3.0 3.9
I1c:
V3P3A + V3P3SYS current,
Normal Operation
PRE_E=1
Same as I1, except PRE_E=1
71M6543F/H
71M6543G/GH
7.3 8.7
mA
7.7 9.1
I1d:
V3P3A + V3P3SYS current,
Normal Operation
PRE_E=1, ADC_DIV=1,
FIR_LEN=0.
(see note 1)
Same as I1, except PRE_E=1, ADC_DIV=1,
FIR_LEN=0.
71M6543F/H
71M6543G/GH
6.5 7.5
mA
6.9 7.9
I1e:
V3P3A + V3P3SYS current,
Normal Operation
PLL_FAST=0, PRE_E=1.
(see note 1)
Same as I1, except PRE_E=1, PLL_FAST=0.
71M6543F/H
71M6543G/GH
3.0 3.9
mA
3.1 3.9
I2:
V3P3A + V3P3SYS dynamic
current
Same as I1, except with variation of
MPU_DIV[2:0].
I - I _{MPU_DIV=0 MPU_DIV=3}
4.3
71M6543F/H
71M6543G/GH
0.4 0.6
mA/
MHz
0.5 0.65
VBAT current
I3: MSN Mode
I4: BRN Mode
CE_E=0
I5: LCD Mode (ext. VLCD)
I6: LCD Mode (boost, DAC)
I7: LCD Mode (DAC)
I8: LCD Mode (VBAT)
I9: SLP Mode
LCD_VMODE[1:0]=3, also see note 3
LCD_VMODE[1:0]=2, also see notes 1, 2
LCD_VMODE[1:0]=1, also see notes 1, 2
LCD_VMODE[1:0]=0, also see notes 1, 2
SLP Mode
71M6543
-300 0
300 nA
71M6543F/H
2.4 3.2 mA
71M6543G/GH
2.6 3.5 mA
71M6543
0.4 108 nA
71M6543
71M6543
71M6543
71M6543
24
36
µA
3.0
11
µA
1.1
3.4
µA
-300
0
+300 nA
VBAT_RTC current
I10: MSN
I11: BRN
I12: LCD Mode
I13: SLP Mode
I14: SLP Mode (see note 1)
LCD_VMODE[1:0]=2, also see note 3
TA ≤ 25 °C
TA = 85 °C
71M6543
-300 0
300 nA
71M6543F/G
240 410 nA
71M6543G/GH
260 420 nA
71M6543
71M6543
71M6543
1.8
4.1
µA
0.7
1.7
µA
1.5
3.2
µA
I15:
V3P3A + V3P3SYS current,
Write Flash with ICE
Same as I1, except write Flash at maximum rate,
CE_E=0, ADC_E=0.
71M6543F/G
71M6543G/GH
7.1 8.7
mA
7.3 8.7
Notes:
1.
2.
3.
Guaranteed by design; not production tested.
LCD_DAC[4:0]=5 (2.9V), LCD_CLK[1:0]=2, LCD_MODE[2:0]=6, all LCD_MAPn bits = 0.
LCD_DAC[4:0]=5 (2.9V), LCD_CLK[1:0]=2, LCD_MODE[2:0]=6, LCD_BLANK=0, LCD_ON=1, all LCD_MAPn bits = 1 and VLCD pin = 3.3V.
138
© 2008–2011 Teridian Semiconductor Corporation
v1.2