71M6543F Datasheet, PDF (135/157 Pages) Maxim Integrated Products – Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation

71M6543F/H and 71M6543G/GH Data Sheet
6.4 Performance Specifications
6.4.1 Input Logic Levels
Table 91: Input Logic Levels
Parameter
Digital high-level input voltage¹, V_IH
Digital low-level input voltage¹, V_IL
Input pullup current, IIL
E_RXTX, E_RST, E_TCLK
OPT_RX, OPT_TX
SPI_CSZ (SEGDIO36)
Other digital inputs
Input pull down current, IIH
ICE_E, RESET, TEST
Other digital inputs
Condition
VIN=0 V,
ICE_E=3.3 V
VIN=V3P3D
Min
Typ
Max
Unit
2
V
0.8
V
10
100
µA
10
100
µA
10
100
µA
-1
0
1
µA
10
100
µA
-1
0
1
µA
Note:
1. In battery powered modes, digital inputs should be below 0.1 V or above VBAT – 0.1 V to
minimize battery current.
6.4.2 Output Logic Levels
Table 92: Output Logic Levels
Parameter
Condition
Min
Typ
Max
Unit
Digital high-level output voltage
V_OH
I_LOAD = 1 mA
I_LOAD = 15 mA
(see notes 1, 2)
V3P3D–0.4
V3P3D-0.6
V
V
Digital low-level output voltage
V_OL
I_LOAD = 1 mA
I_LOAD = 15 mA
(see note 1)
0
0
0.4
V
0.8
V
Note:
1. Guaranteed by design; not production tested.
2. Caution: The sum of all pull up currents must be compatible with the on-resistance of the
internal V3P3D switch. See 6.4.6 V3P3D Switch on page 139.
v1.2
© 2008–2011 Teridian Semiconductor Corporation
135