71M6543F Datasheet, PDF (109/157 Pages) Maxim Integrated Products – Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation

71M6543F/H and 71M6543G/GH Data Sheet
Name
FLSH_PWE
FLSH_RDE
FLSH_UNLOCK[3:0]
FLSH_WRE
IE_XFER
IE_RTC1S
IE_RTC1M
IE_RTCT
IE_SPI
IE_EEX
IE_XPULSE
IE_YPULSE
IE_WPULSE
IE_VPULSE
INTBITS
LCD_ALLCOM
LCD_BAT
LCD_BLNKMAP23[5:0]
LCD_BLNKMAP22[5:0]
LCD_CLK[1:0]
Location Rst Wk Dir
SFR B2[0] 0 0 R/W
2702[2] – – R
2702[7:4] 0 0 R/W
2702[1] – – R
SFR E8[0]
SFR E8[1]
SFR E8[2]
SFR E8[3]
SFR F8[7]
SFR E8[7]
0
0
R/W
SFR E8[6]
SFR E8[5]
SFR F8[4]
SFR F8[3]
2707[6:0] – – R
2400[3] 0 – R/W
2402[7] 0 – R/W
2401[5:0]
2402[5:0]
0
–
R/W
2400[1:0] 0 – R/W
Description
Program Write Enable
0 = MOVX commands refer to External RAM Space, normal operation (default).
1 = MOVX @DPTR,A moves A to External Program Space (Flash) @ DPTR.
This bit is automatically reset after each byte written to flash. Writes to this bit are
inhibited when interrupts are enabled.
Indicates that the flash may be read by ICE or SPI slave. FLSH_RDE = (!SECURE)
Must be a 2 to enable any flash modification. See the description of Flash security for
more details.
Indicates that the flash may be written through ICE or SPI slave ports.
Interrupt flags for external interrupts 2 and 6. These flags monitor the source of the int6
and int2 interrupts (external interrupts to the MPU core). These flags are set by
hardware and must be cleared by the software interrupt handler. The IEX2 (SFR
0xC0[1]) and IEX6 (SFR 0xC0[5]) interrupt flags are automatically cleared by the MPU
core when it vectors to the interrupt handler. IEX2 and IEX6 must be cleared by writing
zero to their corresponding bit positions in SFR 0xC0, while writing ones to the other bit
positions that are not being cleared.
Interrupt inputs. The MPU may read these bits to see the input to external interrupts
INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended
for debug use.
Configures SEG/COM bits as COM. Has no effect on pins whose LCD_MAP bit is zero.
Connects the LCD power supply to VBAT in all modes.
Identifies which segments connected to SEG23 and SEG22 should blink. 1 means
blink. The most significant bit corresponds to COM5, the least significant, to COM0.
Sets the LCD clock frequency. Note: f_XTAL = 32768 Hz
LCD_CLK[1:0] LCD Clock Frequency
00
f_XTAL/2⁹
01
f_XTAL/2⁸
10
f_XTAL/2⁷
11
f_XTAL/2⁶
v1.2
© 2008–2011 Teridian Semiconductor Corporation
109