English
Language : 

ISL35822 Datasheet, PDF (62/75 Pages) Intersil Corporation – Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
◁
ISL35822
Table 109. 1.5V CMOS INPUT/OUTPUT ELECTRICAL SPECIFICATIONS
SYMBOL
PARAMETER
MIN
TYP
VOL
VOH
VOH
Output Low Voltage Level (IOL = 2 mA)
Open Drain Output High Voltage Level(1)
Output High Voltage Level (IOH = 2mA)(2)
VIL
Input Low Voltage Level
VIH
IILPU
Input High Voltage Level
Input Low Current, VIN = 0.0V, with pull-up (3)
IIL
IIHPD
Input Low Current, VIN = 0.0V
Input High Current, VIN = VDD, w. pull-down (4)
IIH
Input High Current, VIN = VDD
Note (1): Assumes pullup to VDD.
Note (2): For MF[3:0] and TXCLK20 pins only
Note (3): For TDI, TMS, TRSTN pins only
Note (4): For TCLK, BIST_ENA, LX4_MODE pins only
0
200
VDD -0.4
VDD -0.4
-0.2
0.7*VDD
-100
40
-10
-1
100
1
MAX
400
VDD
VDD
0.3*VDD
VDD+0.2
200
10
UNITS
mV
V
V
V
V
µA
µA
µA
µA
Table 110. 2.5V TOLERANT OPEN DRAIN CMOS INPUT/OUTPUT ELECTRICAL SPECIFICATIONS
VPULL = External pullup Voltage, not to exceed 2.5V or VDDPR
SYMBOL
PARAMETER
MIN
TYP
MAX
RPullup
VOL
VOH
VIL
VIH
VHYST
IIL
IIH
External pullup resistor for all I/P, open drain O/P
Output Low Voltage Level (IOL = 2mA)
Output High Voltage Level (IOH = 100µA)
Input Low Voltage Level
Input High Voltage Level
Hysteresis on Schmitt Trigger Inputs (2)
Input Low Current, VIN = 0.0V
Input High Current, VIN = 1.5V
Input High Current, VIN = 2.6V or VDDPR
10
15
0
200
Least of 2.5 & VPULL -0.4 2.5
-0.2
0.7*VDD
100
150
-80
.1
22
400
VPULL
0.3*VDD
VDDPR+0.2(1)
10
100
Note (1): Input voltage beyond RPullup pullup resistor; pin should not exceed VDDPR value
Note (2): Only TCK pin.
UNITS
kΩ
mV
V
V
V
mV
µA
µA
µA
Table 111. OTHER DC ELECTRICAL SPECIFICATIONS
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
IDDAV + IDD +
IDDA + IDDAC
Total 1.5V Supply Current, TA = 25°C
Total 1.5V Supply Current, TC = 0 to 85°C(1)
Total 1.355V Supply Current, TC = 0 to 85°C(1,3)
1100(2)
mA
1162(1,2)
mA
935
960(1,3)
mA
IDDPR
Protection Voltage Supply Current
0.1
5
mA
IDDA
Analog Supply Current
810
mA
IDDAV, IDDAC VCO, CMU Supply Current
35
mA
IDD
Digital Core Supply Current
210
mA
Note (1): The Maximum limit is measured using a PRBS23 pattern. The supply current for the CRPAT test pattern is very slightly lower, and for the CJPAT pattern is
typically 20mA lower.
Note (2): This is measured in CX4 Mode, with bits 1.C01B.5:2 at F’h.
Note (3): This Maximum limit refers to the LowPower part only, and is measured at 1.410V in LX4 mode, with bits 1.C01B.5:2 at 0’h.
62
 ▷