ISL35822 Datasheet, PDF (42/75 Pages) Intersil Corporation – Octal 2.488Gbps to 3.187Gbps/ Lane Retimer

ISL35822
Table 64. PCS CONTROL REGISTER 3 (Continued)
MDIO REGISTER ADDRESS = 3.49153 (3.C001’h)
BIT
3.49153.6
3.49153.5
NAME
PCS AKR_SM_EN
PCS TRANS_EN
SETTING
1 = enable random
A/K/R
0 = /K/ only⁽³⁾
1 = enable
0 = disable⁽³⁾
Overridden by
XAUI_EN, see
Table 65
DEFAULT R/W
0’b⁽¹⁾
R/W
0’b⁽¹⁾
R/W
DESCRIPTION
Enable pseudo- random A/K/R⁽⁴⁾ in Inter Packet Gap
(IPG) on PCS transmitter side (vs. /K/ only)
This bit enables the transceiver to translate an “IDLE”
pattern in the internal FIFOs (matching the value of
register 3.C003’h) to and from the XAUI IDLE /K/
comma character or /A/, /K/ & /R/ characters.
3.49153.4
3.49153.3
Reserved
TX_SDR
PCS receive
data rate
0’b⁽¹⁾
R/W 1 = PCS egress takes data from PHY XS at half speed
0 = PCS egress takes data from PHY XS at full speed
3.49153.2:0
Reserved
001’b
Note (1): These values may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for details).
Note (2): PCS loopback via bit 3.0.14 (Table 57) is NOT permitted by IEEE 802.3ae-2002 for 10GBASE-X PCS devices. Many XENPAK hosts, however, expect this
loopback (which is mandatory for 10GBASE-R PCS devices). Setting this bit will enable this loopback, but cause the ISL35822 to be non-conforming to the
current 802.3 specification. See “Loopback Modes ” on page 13).
Note (3): These bits are overridden by PCS XAUI_EN, see also Table 65.
Note (4): This state machine is implemented according to IEEE 802.3ae-2002 clause 48.2.6.
Table 65. PCS or PHY XS XAUI_EN CONTROL OVERRIDE FUNCTIONS
BITS OVERRIDDEN BY XAUI_EN Bit, D.49153.11 (D.C001’h.11) = 1’b ⁽¹⁾
REG. BIT⁽¹⁾
NAME
OVERRIDE TO
DEFAULT R/W
DESCRIPTION
D.49153.5
TRANS_EN
1 = enable
0’b
R/W
Translates /A/K/R/ to-from /I/
D.49153.6
AKR_SM_EN
1 = enable
0’b
R/W
Generate pseudo-random /A/K/R/
D.49152.1
A_ALIGN_DIS
0 = enabled
1’b
R/W
Aligns data on incoming “||A||”
D.49152.4
PCS_SYNC_EN
1 = enable
0’b
R/W
IEEE Clause 48.2.6 State Machine
D.49152.7
DSKW_SM_EN
1 = enable
0’b
R/W
IEEE Clause 48.2.6 State Machine
D.49154
ERROR Code
FE’h
FE’h
R/W
Internal FIFO ERROR character
Note (1): “D” is either 3 for PCS or 4 for PHY XS. Behavior of the two devices is entirely independent of each other.
Table 66. PCS INTERNAL ERROR CODE REGISTER
MDIO REGISTER, ADDRESS = 3.49154 (3.C002’h)
BIT
NAME
SETTING
DEFAULT⁽¹⁾ R/W
DESCRIPTION
3.49154.15:8
3.49154.7:0
Reserved
PCS ERROR
Desired Value⁽²⁾
FE’h
R/W
Error Code. These bits allow the internal FIFO
ERROR control character to be programmed.
Note (1): The value may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for details).
Note (2): These bits are overridden to FE’h by XAUI_EN, see Table 64 and Table 65.
Table 67. PCS INTERNAL IDLE CODE REGISTER
MDIO REGISTER ADDRESS = 3.49155 (3.C003’h)
BIT
NAME
SETTING
DEFAULT⁽¹⁾ R/W
DESCRIPTION
3.49155.15:8
Reserved
3.49155.7:0
PCS XG_IDLE Desired Value
07’h
R/W
IDLE pattern in internal FIFOs for translation
to/from XAUI IDLEs
Note (1): The value may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for details).
42