English
Language : 

ISL6323A Datasheet, PDF (29/35 Pages) Intersil Corporation – Monolithic Dual PWM Hybrid Controller Powering AMD SVI Split-Plane and PVI Uniplane Processors
ISL6323A
2. Capture a transient event with the oscilloscope set to
about L/DCR/2 (sec/div). For example, with L = 1µH and
DCR = 1mΩ, set the oscilloscope to 500µs/div.
3. Record ΔV1 and ΔV2 as shown in Figure 21.
function, the gain of the current signal, and the value of the
compensation components, RC and CC.
C2 (OPTIONAL)
RC CC
COMP
ΔV2
ΔV1
VOUT
ITRAN
ΔI
FIGURE 21. TIME CONSTANT MISMATCH BEHAVIOR
4. Select new values, R1,NEW and R2,NEW, for the time
constant resistors based on the original values, R1,OLD
and R2,OLD, using Equations 48 and 49.
R1, NEW
=
R1,
OLD
⋅
Δ----V----1--
ΔV2
(EQ. 48)
R2, NEW = R2, OLD ⋅ ΔΔ----VV----12--
(EQ. 49)
5. Replace R1 and R2 with the new values and check to see
that the error is corrected. Repeat the procedure if
necessary.
Loadline Regulation Resistor
The loadline regulation resistor, labeled RFB in Figure 8,
sets the desired loadline required for the application.
Equation 50 can be used to calculate RFB.
RFB
=
-----------------V----D----R----O-----O----P----M-----A----X------------------
4----0---0--
3
⋅
I--O-----U----T----M----A----X--
N
⋅
-D-----C-----R---
RSET
⋅
K
(EQ. 50)
Where RISEN is the 2.4kΩ internal current sense resistor, KI
is defined in Equation 10 and K is defined in Equation 7.
If no loadline regulation is required, FS resistor should be
tied between the FS pin and VCC. To choose the value for
RFB in this situation, please refer to “Compensation Without
Loadline Regulation” on page 30.
Compensation With Loadline Regulation
The load-line regulated converter behaves in a similar
manner to a peak current mode controller because the two
poles at the output filter L-C resonant frequency split with the
introduction of current information into the control loop. The
final location of these poles is determined by the system
FB
ISL6323A
RFB
VSEN
FIGURE 22. COMPENSATION CONFIGURATION FOR
LOAD-LINE REGULATED ISL6323A CIRCUIT
Since the system poles and zero are affected by the values
of the components that are meant to compensate them, the
solution to the system equation becomes fairly complicated.
Fortunately, there is a simple approximation that comes very
close to an optimal solution. Treating the system as though it
were a voltage-mode regulator, by compensating the L-C
poles and the ESR zero of the voltage mode approximation,
yields a solution that is always stable with very close to ideal
transient performance.
Select a target bandwidth for the compensated system, f0.
The target bandwidth must be large enough to assure
adequate transient performance, but smaller than 1/3 of the
per-channel switching frequency. The values of the
compensation components depend on the relationships of f0
to the L-C pole frequency and the ESR zero frequency. For
each of the following three, there is a separate set of
equations for the compensation components.
In Equation 51, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent series resistance of
the bulk output filter capacitance; and VP-P is the
peak-to-peak sawtooth signal amplitude as described in the
Electrical Specifications on page 6.
Once selected, the compensation values in Equation 51
assure a stable converter with reasonable transient
performance. In most cases, transient performance can be
improved by making adjustments to RC. Slowly increase the
value of RC while observing the transient performance on an
oscilloscope until no further improvement is noted. Normally,
CC will not need adjustment. Keep the value of CC from
Equation 51 unless some performance issue is noted.
The optional capacitor C2, is sometimes needed to bypass
noise away from the PWM comparator (see Figure 22). Keep
a position available for C2, and be prepared to install a high-
frequency capacitor of between 22pF and 150pF in case any
leading edge jitter problem is noted.
29
FN6878.0