English
Language : 

TLE8110EE Datasheet, PDF (44/72 Pages) Infineon Technologies AG – Smart Multichannel Low Side Switch with Parallel Control and SPI Interface
FLEX
Smart Multi-Channel Switch
Control of the device
12
Control of the device
This chapter describes the SPI-Interface signals, the protocol, registers and commands. Reading this chapter
allows the Software Engineer to control the device. The chapter contains also some information about
communication safety features of the protocol.
12.1
Internal Clock
The device contains an internal clock oscillator.
Electrical Characteristics: Diagnostics
3V < VCC < 5.5V; 4.5V < VDD < 5.5V; Vbatt = 13.5V, Tj = -40 °C to +150 °C, all voltages with respect to ground,
positive current flowing into pin
(unless otherwise specified)
Pos. Parameter
Symbol
Limit Values
Unit Conditions
Min. Typ. Max.
Parallel Inputs
12.1.1 internal clock oscillator frequency fint_osc
-
500 -
kHz 1)
1) Parameter not subject to production test. Specified by design.
12.2
12.2.1
SPI Interface. Signals and Protocol
Description 16 bit SPI Interface Signals
S_CS - Chip Select:
The system micro controller selects the TLE8110EE by means of the S_CS pin. Whenever the pin is in low state,
data transfer can take place. When S_CS is in high state, any signals at the S_CLK and S_SI pins are ignored
and S_SO is forced into a high impedance state.
S_CS High to Low transition:
• The information to be transferred loaded into the shift register (16-bit Protocol).
• S_SO changes from high impedance state to high or low state depending on the logic OR combination
between the transmission or error flag [TOR] (see Chapter 12.2.4.3) and the signal level at pin S_SI. As a
result, even in daisy chain configuration, a high signal indicates a faulty transmission or an existing error on
one of the Output Channels. The transmission error flag is set after RST, so a reset between two SPI
commands is indicated.
S_CS Low to High transition:
• Command decoding is only done, when after the falling edge of CS exactly a multiple (1, 2, 3, …) of eight
S_CLK signals have been detected. (See Modulo-8 Counter: Chapter 12.2.4.2)
Data Sheet
44
Rev. 1.0, 2009-06-15