ICS9FG1201H_11 Datasheet, PDF (5/23 Pages) Integrated Device Technology – Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD

ICS9FG1201H
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
ICS9FG1201 Programmable Gear Ratios
SMBus
Byte 0
Input Output Gear Ratio
(m) (n)
(n/m)
Input (CPU FSB) and Output
Frequencies (MHz)
200.0 266.7 320.0 333.3 400.0
00000 3
1
0.333 66.7 88.9 106.7 111.1 133.3
00001 5
2
0.400 80.0 106.7 128.0 133.3 160.0
0 0 0 1 0 12
5
0.417 83.3 111.1 133.3 138.9 166.7
00011 2
1
0.500 100.0 133.3 160.0 166.7 200.0
00100 5
3
0.600 120.0 160.0 192.0 200.0 240.0
00101 8
5
0.625 125.0 166.7 200.0 208.3 250.0
00110 3
2
0.667 133.3 177.8 213.3 222.2 266.7
00111 4
3
0.750 150.0 200.0 240.0 250.0 300.0
01000 6
5
0.833 166.7 222.2 266.7 277.8 333.3
01001 1
1
1.000 200.0 266.7 320.0 333.3 400.0
01010 5
6
1.200 240.0 320.0 384.0 400.0 NA
01011 4
5
1.250 250.0 333.3 400.0 NA NA
01100 3
4
1.333 266.7 355.6 NA
NA NA
01101 2
3
1.500 300.0 400.0 NA
NA NA
01110 3
5
1.667 333.3 NA
NA
NA NA
01111 1
2
2.000 400.0 NA
NA
NA NA
CLK IN (CPU FSB) Frequency (MHz)
100 133.33 160 166.67
10000 3
1
0.333
10001 5
2
0.400
NA 53.3 64.0 66.7
1 0 0 1 0 12
5
0.417
NA 55.6 66.7 69.4
10011 2
1
0.500 50.0 66.7 80.0 83.3
10100 5
3
0.600 60.0 80.0 96.0 100.0
10101 8
5
0.625 62.5 83.3 100.0 104.2
10110 3
2
0.667 66.7 88.9 106.7 111.1
10111 5
4
0.800 80.0 106.7 128.0 133.3
11000 6
5
0.833
NA 111.1 133.3 138.9
11001 1
1
1.000 100.0 133.3 160.0 166.7
11010 5
6
1.200 120.0 160.0 192.0 200.0
11011 4
5
1.250 125.0 166.7 200.0 208.3
11100 3
4
1.333 133.3 177.8 213.3 222.2
11101 2
3
1.500 150.0 200.0
11110 3
5
1.667 166.7 222.2 266.7 277.8
11111 1
2
2.000 200.0 266.7 320.0 333.3
Note: Lines in BOLD are Power-up defaults for FS_A_410 = 0 and 1 respectively.
Shaded areas are shown for reference only and are not necessarily valid operating points
IDT^TM/ICS^TM Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
5
1371F — 09/23/09