HD66724 Datasheet, PDF (16/117 Pages) Hitachi Semiconductor – (Graphics LCD Controller/Driver with Key Scan Function)

HD66724/HD66725
Pin Functions
Table 2 Pin Functional Description
Signals
IM2, IM1
Number of
Pins
I/O
2
I
Connected to
V_CC or GND
IM0/ID 1
CS*
2
I
V_CC or GND
I
MPU
RS
2
I
MPU
E/WR*/SCL 2
I
MPU
RW/RD*/ 2
SDA
I/O or MPU
I
IRQ*
2
KST0–
8
KST3
DB0/KIN0– 16
DB7/KIN7
O
MPU
O
Key matrix
I or Key matrix or
I/O MPU
Functions
Selects the MPU interface mode:
IM2 IM1 MPU interface
“GND” “GND” Clock-synchronized serial interface
“GND” “Vcc” 68-system parallel bus interface
“Vcc” “GND” Setting inhibited
“Vcc” “Vcc” 80-system parallel bus interface
Inputs the ID of the device ID code for a serial bus
interface. Selects the transfer bus width for a parallel
bus interface.
GND: 8-bit bus, Vcc: 4-bit bus
Selects the HD66724/HD66725:
Low: HD66724/HD66725 are selected and can be
accessed
High: HD66724/HD66725 are not selected and
cannot be accessed
Must be fixed at GND level when not in use.
Selects the register for a parallel bus interface.
Low: Instruction High: RAM access
Selects the key scan interrupt method in the standby
period for a serial interface. Monitors a total of eight
keys connected to KST0 at the GND level and
monitors all keys at the Vcc level to generate an
interrupt. Must be fixed at the Vcc or GND level.
Inputs the serial transfer clock for a serial interface.
Fetches data at the rising edge of a clock.
For a 68-system parallel bus interface, serves as an
enable signal to activate data read/write operation.
For an 80-system parallel bus interface, serves as a
write strobe signal and writes data at the low level.
Serves as the bidirectional serial transfer data for a
serial interface. Sends/Receives data.
For a 68-system parallel bus interface, serves as a
signal to select data read/write operation.
For an 80-system parallel bus interface, serves as a
write strobe signal and reads data at the low level.
Generates the key scan interrupt signal.
Generates strobe signals for latching scanned data
from the key matrix at specific time intervals.
Available for a serial interface only.
Samples key state from key matrix synchronously
with strobe signals for a serial interface.
Serves as a bidirectional data bus for a parallel bus
interface.
For a four-bit bus, data transfer uses KIN7/DB7–
KIN4/DB4; leave KIN3/DB3–KIN0/DB0 disconnected.
16