DS07-16301-4E Datasheet, PDF (71/99 Pages) Fujitsu Component Limited. – 32-bit RISC Microcontroller CMOS FR30 Series

MB91101/MB91101A
The relation between the input waveform of source oscillation and the output waveform of CLK pin for configured
by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:
However, in this chart source oscillation input means X0 input clock.
tC
Source oscillation input
(when using the doublure)
(1) PLL system
(CHC bit of GCR set to “0”)
(a) Gear × 1 CLK pin
tCYC
CCK1/0: “00”
tC
Source oscillation input
(2) 2 dividing system
(CHC bit of GCR set to “1”)
(a) Gear × 1 CLK pin
tCYC
CCK1/0: “00”
(b) Gear × 1/2 CLK pin
CCK1/0: “01”
(c) Gear × 1/4 CLK pin
CCK1/0: “10”
tCYC
tCYC
(d) Gear × 1/8 CLK pin
tCYC
CCK1/0: “11”
71