K61P256M120SF3 Datasheet, PDF(78/90 Page) Freescale Semiconductor, Inc

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

K61P256M120SF3 Datasheet, PDF (78/90 Pages) Freescale Semiconductor, Inc – K61 Sub-Family Data Sheet

◁

Pinout

256 Pin Name Default

ALT0

ALT1

ALT2

ALT3

ALT4

ALT5

ALT6

ALT7

MAP

BGA

H3 PTE7

DISABLED

PTE7

UART3_RTS I2S0_RXD0

FTM3_CH2

H4 PTE8

ADC2_SE16 ADC2_SE16 PTE8

I2S0_RXD1 UART5_TX I2S0_RX_FS

FTM3_CH3

J1 PTE9

ADC2_SE17 ADC2_SE17 PTE9

I2S0_TXD1 UART5_RX I2S0_RX_BC

FTM3_CH4

J2 PTE10

DISABLED

PTE10

UART5_CTS I2S0_TXD0

FTM3_CH5

K1 PTE11

ADC3_SE16 ADC3_SE16 PTE11

UART5_RTS I2S0_TX_FS

FTM3_CH6

K3 PTE12

ADC3_SE17 ADC3_SE17 PTE12

I2S0_TX_BC

FTM3_CH7

G8 VDD

VDD

H9 VSS

VSS

J3 PTE16

ADC0_SE4a ADC0_SE4a PTE16

SPI0_PCS0 UART2_TX FTM_CLKIN

FTM0_FLT3

K2 PTE17

ADC0_SE5a ADC0_SE5a PTE17

SPI0_SCK UART2_RX FTM_CLKIN

LPTMR0_AL

L4 PTE18

ADC0_SE6a ADC0_SE6a PTE18

SPI0_SOUT UART2_CTS I2C0_SDA

M3 PTE19

ADC0_SE7a ADC0_SE7a PTE19

SPI0_SIN UART2_RTS I2C0_SCL

CMP3_OUT

L2 VSS

VSS

M1 USB0_DP USB0_DP USB0_DP

M2 USB0_DM USB0_DM USB0_DM

L1 VOUT33 VOUT33 VOUT33

L3 VREGIN VREGIN VREGIN

N1 PGA2_DP/ PGA2_DP/ PGA2_DP/

ADC2_DP0/ ADC2_DP0/ ADC2_DP0/

ADC3_DP3/ ADC3_DP3/ ADC3_DP3/

ADC0_DP1 ADC0_DP1 ADC0_DP1

N2 PGA2_DM/ PGA2_DM/ PGA2_DM/

ADC2_DM0/ ADC2_DM0/ ADC2_DM0/

ADC3_DM3/ ADC3_DM3/ ADC3_DM3/

ADC0_DM1 ADC0_DM1 ADC0_DM1

P1 PGA3_DP/ PGA3_DP/ PGA3_DP/

ADC3_DP0/ ADC3_DP0/ ADC3_DP0/

ADC2_DP3/ ADC2_DP3/ ADC2_DP3/

ADC1_DP1 ADC1_DP1 ADC1_DP1

P2 PGA3_DM/ PGA3_DM/ PGA3_DM/

ADC3_DM0/ ADC3_DM0/ ADC3_DM0/

ADC2_DM3/ ADC2_DM3/ ADC2_DM3/

ADC1_DM1 ADC1_DM1 ADC1_DM1

R1 PGA0_DP/ PGA0_DP/ PGA0_DP/

ADC0_DP0/ ADC0_DP0/ ADC0_DP0/

ADC1_DP3 ADC1_DP3 ADC1_DP3

R2 PGA0_DM/ PGA0_DM/ PGA0_DM/

ADC0_DM0/ ADC0_DM0/ ADC0_DM0/

ADC1_DM3 ADC1_DM3 ADC1_DM3

EzPort

K61 Sub-Family Data Sheet Data Sheet, Rev. 3, 2/2012.

Preliminary

Freescale Semiconductor, Inc.

▷