MC9S08QD4_07 Datasheet, PDF (72/202 Pages) Freescale Semiconductor, Inc – 8-Bit HCS08 Central Processor Unit (CPU)

Chapter 6 Parallel Input/Output Control
Table 6-1. PTAD Register Field Descriptions
Field
Description
5:0
PTAD[5:0]
Port A Data Register Bits — For port A pins that are inputs, reads return the logic level on the pin. For port A
pins that are configured as outputs, reads return the last value written to this register.
Writes are latched into all bits of this register. For port A pins that are configured as outputs, the logic level is
driven out the corresponding MCU pin.
Reset forces PTAD to all 0s, but these 0s are not driven out the corresponding pins because reset also configures
all port pins as high-impedance inputs with pullups disabled.
6.4.1.2 Port A Data Direction (PTADD)
7
R
0
W
6
5
4
3
2
0
PTADD5¹ PTADD4²
PTADD3
PTADD2
Reset:
0
0
0
0
0
0
1 _{PTADD5 has no effect on the input-only PTA5 pin. Read this bit is always equal to zero.}
2 _{PTADD4 has no effect on the output-only PTA4 pin.}
Figure 6-3. Port A Data Direction Register (PTADD)
1
PTADD1
0
0
PTADD0
0
Table 6-2. PTADD Register Field Descriptions
Field
Description
5:0
PTADD[5:0]
Data Direction for Port A Bits — These read/write bits control the direction of port A pins and what is read for
PTAD reads.
0 Input (output driver disabled) and reads return the pin value.
1 Output driver enabled for port A bit n and PTAD reads return the contents of PTADn.
6.4.2 Port A Control Registers
The pins associated with port A are controlled by the registers in this section. These registers control the
pin pullup, slew rate and drive strength of the Port A pins independent of the parallel I/O register.
MC9S08QD4 Series MCU Data Sheet, Rev. 3
72
Freescale Semiconductor