|
S9S12G128F0MLL Datasheet, PDF (462/1292 Pages) Freescale Semiconductor, Inc – Reference Manual and Date Sheet | |||
|
◁ |
Analog-to-Digital Converter (ADC12B8CV2)
12.3.2.12.2 Right Justiï¬ed Result Data (DJM=1)
Module Base +
0x0010 = ATDDR0, 0x0012 = ATDDR1, 0x0014 = ATDDR2, 0x0016 = ATDDR3
0x0018 = ATDDR4, 0x001A = ATDDR5, 0x001C = ATDDR6, 0x001E = ATDDR7
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R0
0
0
0
W
Result-Bit[11:0]
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 12-15. Right justiï¬ed ATD conversion result register (ATDDRn)
Table 12-22 shows how depending on the A/D resolution the conversion result is transferred to the ATD
result registers for right justiï¬ed data. Compare is always done using all 12 bits of both the conversion
result and the compare value in ATDDRn.
Table 12-22. Conversion result mapping to ATDDRn
A/D
resolution
DJM
conversion result mapping to ATDDRn
8-bit data 1
10-bit data 1
12-bit data 1
Result-Bit[7:0] = result,
Result-Bit[11:8]=0000
Result-Bit[9:0] = result,
Result-Bit[11:10]=00
Result-Bit[11:0] = result
MC9S12G Family Reference Manual, Rev.1.23
464
Freescale Semiconductor
|
▷ |