English
Language : 

33912 Datasheet, PDF (35/47 Pages) Freescale Semiconductor, Inc – LIN System Basis Chip with DC Motor Pre-driver and Current
FUNCTIONAL DEVICE OPERATIONS
LOGIC COMMANDS AND REGISTERS
SPI REGISTER OVERVIEW
Table 6. System Status Register
BIT
Adress(A3:A0)
Register Name / Read / Write Information
7
6
5
4
$0 - $F
SYSSR - System Status Register
R
VMS
LINS
HSS
LSS
Table 7 summarizes the SPI Register content for Control Information (C3:C0)=W and status information (S3:S0) = R.
Table 7. SPI Register Overview
BIT
Adress(A3:A0)
Register Name / Read / Write Information
3
2
1
0
MCR - Mode Control Register
W HVSE
LINPE
MOD2
MOD1
$0
VSR - Voltage Status Register
R VSOV
VSUV
VDDOT BATFAIL
$1
VSR - Voltage Status Register
R VSOV
VSUV
VDDOT BATFAIL
WUCR - Wake-Up Control Register
W L4WE
L3WE
L2WE
L1WE
$2
WUSR - Wake-Up Status Register
R
L4
L3
L2
L1
$3
WUSR - Wake-Up Status Register
R
L4
L3
L2
L1
LINCR - LIN Control Register
W LDVS
RXONLY
LSR1
LSR0
$4
LINSR - LIN Status Register
R RXSHORT TXDOM
LINOT
LINOC
$5
LINSR - LIN Status Register
R RXSHORT TXDOM
LINOT
LINOC
HSCR - High Side Control Register
W PWMHS2 PWMHS1
HS2
HS1
$6
HSSR - High Side Status Register
R HS2OP
HS2CL
HS1OP
HS1CL
$7
HSSR - High Side Status Register
R HS2OP
HS2CL
HS1OP
HS1CL
LSCR - Low Side Control Register
W PWMLS2 PWMLS1
LS2
LS1
$8
LSSR - Low Side Status Register
R LS2OP
LS2CL
LS1OP
LS1CL
$9
LSSR - Low Side Status Register
R LS2OP
LS2CL
LS1OP
LS1CL
WD2
WD1
WD0
TIMCR - Timing Control Register
W CS/WD
$A
CYST2
CYST1
CYST0
WDSR - Watchdog Status Register
R WDTO
WDERR
WDOFF
WDWO
$B
WDSR - Watchdog Status Register
R WDTO
WDERR
WDOFF
WDWO
$C
AMUXCR - Analog Multiplexer Control Register W LXDS
MX2
MX1
MX0
$D
CFR - Configuration Register
W HVDD
CYSX8
CSAZ
CSGS
IMR - Interrupt Mask Register
W
HSM
LSM
LINM
VMM
$E
ISR - Interrupt Source Register
R
ISR3
ISR2
ISR1
ISR0
$F
ISR - Interrupt Source Register
R
ISR3
ISR2
ISR1
ISR0
Analog Integrated Circuit Device Data
Freescale Semiconductor
33912
35