CH7003B Datasheet, PDF (34/50 Pages) List of Unclassifed Manufacturers – Digital PC to TV Encoder

CHRONTEL
Register Descriptions (continued)
Table 22. Input Data Format
IDF[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001-1111
Description
16-bit non-multiplexed RGB (16-bit color, 565) input
16-bit non-multiplexed YCrCb (24-bit color) input (Y non-multiplexed, CrCb multiplexed)
16-bit multiplexed RGB (24-bit color) input
15-bit non-multiplexed RGB (15-bit color, 555) input
12-bit multiplexed RGB (24-bit color) input (“C” multiplex scheme)
12-bit multiplexed RGB2 (24-bit color) input (“I” multiplex scheme)
8-bit multiplexed RGB (24-bit color, 888) input
8-bit multiplexed RGB (16-bit color, 565) input
8-bit multiplexed RGB (15-bit color, 555) input
8-bit multiplexed YCrCb (24-bit color) input (Y, Cr and Cb are multiplexed)
RGBBP (bit 5): Setting this bit enables the RGB pass-through mode. Setting this bit to a 1 causes the input RGB
signal to be directly output at the DACs (subject to a pipeline delay). If RGBBP=0, the bypass mode is disabled.
DACG (bit 6): This bit controls the gain of the D/A converters. When DACG=0, the nominal DAC current is 71
µA, which provides the correct levels for NTSC and PAL-M. When DACG=1, the nominal DAC current is 76µA,
which provides the correct levels for PAL and NTSC-J.
Clock Mode Register
Bit:
7
6
5
Symbol: ^CFRB
M/S*
Type:
R/W
R/W
Default: ⁰
0
Symbol: CM
Address: 06H
Bits: 7
4
MCP
R/W
1
3
XCM1
R/W
0
2
XCM0
R/W
0
1
PCM1
R/W
0
0
PCM0
R/W
0
The setting of the clock mode bits determines the clocking mechanism used in the CH7003. The clock modes are
shown in the table below. PCM controls the frequency of the pixel clock, and XCM identifies the frequency of the
XCLK input clock.
Note: For what was formerly defined as the master mode, the user must now externally connect the P-OUT clock to the
XCLK input pin. Although it is possible to set the XCM [1:0] and PCM[1:0] values independent of the input data format,
there are only certain combinations of input data format, XCM and PCM, that will result in valid data being demultiplexed
at the input of the device. Refer to the “Input Data Format Register” for these combinations.
34
Rev 3.0, 06/30/98