W65C816S Datasheet, PDF (9/62 Pages) List of Unclassifed Manufacturers – Microprocessor

The Western Design Center, Inc.
W65C816S Data Sheet
2.6 Data Bank Register (DBR)
During modes of operation, the 8-bit Data Bank Register (DBR) holds the bank address for memory transfers.
The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The
register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a
data transfer memory cycle for the W65C816S. The Data Bank Register is initialized to zero during Reset.
2.7 Direct (D)
The 16-bit Direct Register (D) provides an address offset for all instructions using direct addressing. The effective
Direct Address is formed by adding the 8-bit instruction Direct Address field to the Direct Register. The Direct
Register is initialized to zero during Reset. The bank address for Direct Addressing is always zero
2.8 Index (X and Y)
There are two general purpose registers that are commonly referred to as Index Registers (X and Y) and are
frequently used as an index value for calculation of the effective address. When executing an instruction with
indexed addressing, the microprocessor fetches the OpCode and the base address, and then modifies the address
by adding an Index Register contents to the address prior to performing the desired operation. Pre-indexing or
post-indexing of indirect addresses may be selected. In the Native mode (E=0), both Index Registers are 16 bits
wide where the Index Select Bit (X) of the Processor Status (P) register equals zero. If the Index Select Bit (X)
equals one, both registers will be 8 bits wide, and the high byte is forced to zero.
2.9 Processor Status Register (P)
The 8-bit Processor Status Register (P) contains status flags and mode select bits. The Carry (C), Negative (N),
Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are
tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M),
and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor
operations.
The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The
Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 8-1,
W65C816S Compatibility Information, illustrates the features of the Native (E=0) and Emulation (E=1) modes.
The M and X flags are always equal to one in Emulation mode. When an interrupt occurs during Emulation mode,
the Break flag is written to stack memory as bit 4 of the Processor Status Register.
2.10 Program Bank Register (PBR)
The 8-bit Program Bank Register (PBR) holds the bank address for all instruction fetches. The 24-bit address
consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is
multiplexed with the data bus and presented on the Data bus lines during the first half of a program memory cycle.
The Program Bank Register is initialized to zero during Reset. The PHK instruction pushes the PBR register onto
the Stack.
The Western Design Center
W65C816S
9