SD1010D Datasheet, PDF (6/40 Pages) List of Unclassifed Manufacturers – Digital Interface VGA TFT LCD Display Controller

Table 1: SD1010 pin description (sorted by pin number)
Symbol
ROM_SCL
ROM_SDA
GND
CPU_SCL
CPU_SDA
PWM_CTL
CLK_1M
VDD
CLK_1M_O
RESET_B
R_OSD
G_OSD
B_OSD
EN_OSD
SCAN_EN
TEST_EN
FCLK0
VCLK0
FCLK1
VCLK1
HSYNC_O
VSYNC_O
DCLK_OUT
DE_OUT
GND
VDD
R_OUT0_E
R_OUT1_E
R_OUT2_E
R_OUT3_E
HSYNC_X
R_OUT4_E
R_OUT5_E
R_OUT6_E
R_OUT7_E
GND
R_OUT0_O
R_OUT1_O
R_OUT2_O
R_OUT3_O
VDD
R_OUT4_O
R_OUT5_O
R_OUT6_O
PIN Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
I/O
Description
O SCL in I²C for EEPROM interface
I/O SDA in I²C for EEPROM interface
Ground
I SCL in I²C for CPU interface
I/O SDA in I²C for CPU interface
O PWM control signal (not used)
I Free Running Clock (default: 1MHz)
Power Supply
O Feedback of free Running Clock
I System Reset ( active LOW)
I OSD Color Red
I OSD Color Green
I OSD Color Blue
I OSD Mixer Enable
=0, No OSD output
=1,R_OUT[7:0]= {R_OSD repeat 8 times}
G_OUT[7:0]= {G_OSD repeat 8 times }
B_OUT[7:0]= {B_OSD repeat 8 times }
I Manufacturing test pin (NC)
I Manufacturing test pin (NC)
O Input PLL Feedback Clock (not used)
I Input Clock 0 (not used)
O Output PLL Feedback Clock
I Output PLL Output Clock
O Output HSYNC (the polarity is programmable through
CPU, default is active low)
O Output VSYNC (the polarity is programmable through
CPU, default is active low)
O Output Clock to Control Panel (the polarity is
programmable through CPU)
O Output Display Enable for Panel (the polarity is
programmable through CPU, default is active HIGH)
Ground
Power Supply
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Default HSYNC generated by ASIC (active LOW)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
Ground
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
Power Supply
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
525 Race Street, Suite 250, San Jose, CA 95126, USA.
Main: [phone] Fax: [phone]