SD1010D Datasheet, PDF (33/40 Pages) List of Unclassifed Manufacturers – Digital Interface VGA TFT LCD Display Controller

Pixle_out
24
Vbp_asic_update_en 1
Sel_ext_sync
1
Fc3_start
1
Channel_select
1
Dual_pixel
1
Soft_start
1
Man_phase_state
1
Hsize_by842_en
1
Video_mode
1
Input_yuv
1
Yuv_signed
1
decimation
1
Detect_en
2
Agc_en
1
Agc_gain_red
8
Agc_gain_green
8
Agc_gain_blue
8
Agc_offset_red
8
Agc_offset_green
8
Agc_offset_blue
8
Input_max
8
Input_min
8
Man_freq_state
1
Clear_man_hsize_ 1
valid
Clear_man_iq_valid 1
Clear_iq_valid
1
Clear_divisor_valid 1
Clear_nonfullscreen 1
Divisor_value
11
IQ_value
30
58H[7:0]
R 59H, 5AH, Read out pixel located by “Pixel_h” and “Pixel_v”
5BH
RW 5CH[6] Enables SD1010D to update its internal vbp value.
Default is high
RW 5CH[5] Select external hsync and vsync.
RW 5CH[4] Forces auto calibration to recalculate h back porch
Set at 0 (not used)
RW 5CH[3] Only for single pixel input
0: takes input data from channel 1
1: takes input data from channel 0
For 128 pin package set this bit at 0
RW 5CH[2] 0: takes input data from one single channel
1: takes input data from both channels
For 128 pin package set this bit at 0
RW 5CH[1] Software reset SD1010D
RW 5CH[0] Forces auto calibration to calculate the image quality
for a particular clock phase (not used for sd1010d)
RW 5DH[7] Turn on internal hsize matching by8, 4, 2 when clock
frequency calibration is done by8, 4, 2. Used mainly
for special non-full screen inputs. (not used)
RW 5DH[6] 0: disable input video mode
1: input is video
RW 5DH[5] 0: input video format is RGB
1: input video format is YUV 4:2:2
RW 5DH[4] 0: input video YUV format is unsigned
1: input video YUV format is signed
RW 5DH[3] Used when input resolution is higher than output
1: enable special decimation control
0: disable special decimation
RW 5DH[2:1] Input data range detection. The results are put in
register 64H and 65H
0: disable detection
1: detect MAX/MIN using R color
2: detect MAX/MIN using G color
3: detect MAX/MIN using B color
RW 5DH[0] Automatic gain control enable
RW 5EH Gain amount for R color
RW 5FH Gain amount for G color
RW 60H Gain amount for B color
RW 61H Offset amount for R color
RW 62H Offset amount for G color
RW 63H Offset amount for B color
R 64H Detected maximum input data (please see 5DH)
R 65H Detected minimum input data (please see 5DH)
RW 66H[5] Forces auto calibration to calculate the hsize value for a
particular clock frequency (not used for sd1010d)
RW 66H[4] Reset Man_hsize_valid register. (not used)
RW 66H[3] Reset Man_iq_valid register. (not used)
RW 66H[2] Reset IQ_valid register. (not used)
RW 66H[1] Reset Divisor_valid register (not used)
RW 66H[0] Reset Non_full_screen register.
R 67H[2:0], Read only register containing value of clock frequency
68H when divisor_valid is asserted
R 69H[5:0], Read only register containing value of image quality
525 Race Street, Suite 250, San Jose, CA 95126, USA.
Main: [phone] Fax: [phone]