English
Language : 

QL82SD Datasheet, PDF (52/60 Pages) List of Unclassifed Manufacturers – 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD Device Data Sheet Rev C
280 FPBGA Pinout Table
Table 43: 280 FPBGA Pinout Table
Pin
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
C1
C2
C3
C4
C5
C6
C7
C8
C9
Function
PLLOUT(1)
IO(C)
IO(C)
IO(C)
INREF(C)
IOCTRL(C)
IO(C)
IO(C)
IO(C)
CLK(7)
IO(B)
IO(B)
IOCTRL(B)
IOCTRL(B)
IO(B)
IO(B)
IO(B)
IO(B)
IO(B)
PLLRST(0)
IO(C)
IO(C)
IO(C)
IOCTRL(C)
IO(C)
IO(C)
IO(C)
TMS
CLK(5)
IO(B)
IO(B)
IO(B)
INREF(B)
IO(B)
IO(B)
IO(B)
PLLRST(1)
GND
IO(C)
GND
GNDPLL(0)
IO(C)
VCCIO(C)
IO(C)
IO(C)
IO(C)
VCCIO(C)
Pin
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
E1
E2
E3
E4
E5
E6
E7
E8
E9
E10
E11
E12
E13
E14
E15
E16
E17
E18
Function
CLK(8)
VCCIO(B)
IO(B)
IO(B)
IO(B)
VCCIO(B)
IO(B)
VCCPLL(1)
GNDPLL(1)
PLLOUT(0)
IO(C)
IO(C)
VCCPLL(0)
IO(C)
IO(C)
IO(C)
IO(C)
IO(C)
IO(C)
IO(C)
CLK(6)
IO(B)
IO(B)
IO(B)
IO(B)
IO(B)
IO(B)
IO(B)
IO(B)
IO(C)
IO(C)
VCCIO(D)
IO(D)
GND
VCC
VCC
VCC
VCC
GND
GND
Pin
E19
F1
F2
F3
F4
F5
F15
F16
F17
F18
F19
G1
G2
G3
G4
G5
G15
G16
G17
G18
G19
H1
H2
H3
H4
H5
H15
H16
H17
H18
H19
J1
J2
J3
J4
J5
J15
J16
J17
J18
Function
IO(B)
IO(D)
IO(D)
IO(D)
IO(D)
GND
VCC
IO(A)
IO(A)
IO(A)
IO(B)
IO(D)
IO(D)
IO(D)
IO(D)
VCC
VCC
IO(A)
IO(A)
IO(A)
IO(A)
IO(D)
IO(D)
IO(D)
IO(D)
VCC
VCC
IO(A)
IO(A)
IO(A)
IO(A)
IOCTRL(D)
INREF(D)
VCCIO(D)
IO(D)
GND
VCC
IO(A)
VCCIO(A)
IO(A)
Pin
K16
K17
K18
K19
L1
L2
L3
L4
L5
L15
L16
L17
L18
L19
M1
M2
M3
M4
M5
M15
M16
M17
M18
M19
N1
N2
N3
N4
N5
N15
N16
N17
N18
N19
P1
P2
P3
P4
P5
P15
VCC
J19 IOCTRL(A) P16
VCC
GND
GND
IO(A)
VCCIO(A)
IO(B)
K1
IO(D) P17
K2 IOCTRL(D) P18
K3
IO(D) P19
K4
IO(D)
R1
K5
GND
R2
K15 GND
R3
Function
IO(A)
IO(A)
INREF(A)
IOCTRL(A)
IO(D)
IO(D)
IO(D)
IO(D)
VCC
GND
IO(A)
IO(A)
IO(A)
IO(A)
IO(D)
IO(D)
VCCIO(D)
IO(D)
VCC
VCC
IO(A)
VCCIO(A)
IO(A)
IO(A)
IO(D)
CLK(0)
IO(D)
IO(D)
VCC
VCC
IO(A)
IO(A)
IO(A)
IO(A)
IO(D)
TCK
IO(D)
IO(D)
VCC
GND
CLK(4)
DEDCLK,
PLLIN(0)
CLK(3)
PLLIN(1)
IO(A)
IO(A)
IO(D)
TDI
CLK(1)
Pin
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
U1
U2
U3
U4
U5
Function
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
CLK(2)
TRSTB
IO(A)
IO(A)
IO(D)
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
IO(A)
IO(A)
TDO
VCCPLL
GNDPLL
VCCPLL
GNDPLL
Pin
U13
U14
U15
U16
U17
U18
U19
V1
V2
V3
V4
V5
V6
V7
V8
V9
V10
V11
V12
V13
V14
V15
V16
V17
V18
V19
W1
W2
W3
W4
W5
W6
W7
W8
W9
W10
W11
W12
W13
W14
Function
VCCPLL
GNDPLL
VCCPLL
GNDPLL
VCCPLL
GNDPLL
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
VCCREC
Ch7P
Ch0N
Ch0P
Ch1N
Ch1P
Ch2N
Ch2P
Ch3N
Ch3P
ClkAN
ClkAP
ClkBN
ClkBP
Ch4N
Ch4P
U6 VCCPLL W15 Ch5N
U7 GNDPLL W16
U8 VCCPLL W17
U9 GNDPLL W18
U10
NC
W19
U11 VCCPLL
U12 GNDPLL
Ch5P
Ch6N
Ch6P
Ch7N
•
52
•
•
•
www.quicklogic.com
•
•
Preliminary
© 2002 QuickLogic Corporation