English
Language : 

82C881 Datasheet, PDF (29/46 Pages) List of Unclassifed Manufacturers – FireLink 1394 OHCI Link Controller
FireLink 1394 OHCI
82C881
7
6
5
4
3
2
1
0
PCICFG 28h-2Bh
Reserved
Default = 00h
PCICFG 2Ch-2Dh
Subsystem Vendor Register (RO)
Subsystem Vendor – This register value is loaded from the Serial EEPROM at reset time.
Default = 0000h
PCICFG 2Eh-2Fh
Subsystem ID Register (RO)
Subsystem ID – This register value is loaded from the Serial EEPROM at reset time.
Default = 0000h
PCICFG 30h-33h
Reserved
Default = 00h
PCICFG 34h
Capabilities Pointer (RO)
Default = 44h
Indicates the offset in the PCICFG space for the location of the first item in the Capabilities Linked List. This location is PCICFG 44h.
PCICFG 35h-3Bh
Reserved
Default = 00h
PCICFG 3Ch
Interrupt Line Register
Default = FFh
This register identifies which of the system interrupt controllers the deviceÕs interrupt pin is connected to. The value of this register is
used by device drivers and has no direct meaning to the core.
PCICFG 3Dh
Interrupt Pin Register (RO)
This register identifies which interrupt pin a device uses. Since the core uses INTA#, this value is set to 01h.
Default = 01h
PCICFG 3Eh
Minimum Grant Register (RO)
Default = 01h
PCICFG 3Fh
Maximum Latency Register (RO)
Default = 05h
PCICFG 40h
PCICFG 41h-43h
OHCI-Specific Register
Reserved
Default = 00h
PCI Global
Swap
Indicates
whether data
written to and
read from the
DMA block
should be byte-
swapped.
0 = Disable
1 = Enable
Default = 00h
5.4 Power Management Registers
7
6
5
4
3
2
1
0
PCICFG 44h
CAP_ID Register (RO)
Default = 01h
This register returns a value of 01h to identify the Capabilities list item as being the PCI Power Management Register Block.
PCICFG 45h
Next_Item_Ptr Register (RO)
This register returns a value of 00h to indicate that there are no additional items in the Capabilities list.
Default = 00h
PCICFG 46h
Reserved
Device Specific
Initialization
(DSI):
0 = DSI is not
required
PMC Register (RO) - Byte 0
Default = 0Ah
Reserved PME Clock:
Version:
1 = PME# clock
required to
generate
PME#
010 = This function complies with Revision 1.1 of
the PCI Power Management Interface
Specification.
912-2000-031
Revision: 1.0
®
Page 25