English
Language : 

LM3S1620 Datasheet, PDF (17/485 Pages) List of Unclassifed Manufacturers – Microcontroller
LM3S1620 Microcontroller
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
PWM1 Counter (PWM1COUNT), offset 0x094 ................................................................ 406
PWM2 Counter (PWM2COUNT), offset 0x0D4 ............................................................... 406
PWM0 Compare A (PWM0CMPA), offset 0x058 ............................................................. 407
PWM1 Compare A (PWM1CMPA), offset 0x098 ............................................................. 407
PWM2 Compare A (PWM2CMPA), offset 0x0D8 ............................................................. 407
PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................. 408
PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................. 408
PWM2 Compare B (PWM2CMPB), offset 0x0DC ............................................................ 408
PWM0 Generator A Control (PWM0GENA), offset 0x060 ................................................ 409
PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ................................................ 409
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ................................................ 409
PWM0 Generator B Control (PWM0GENB), offset 0x064 ................................................ 412
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ................................................ 412
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ................................................ 412
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ................................................ 415
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ................................................. 415
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ................................................ 415
PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C ............................. 416
PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC ............................. 416
PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC ............................. 416
PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 ............................. 417
PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 ............................. 417
PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 ............................. 417
Quadrature Encoder Interface (QEI) .......................................................................................... 418
Register 1: QEI Control (QEICTL), offset 0x000 ................................................................................ 423
Register 2: QEI Status (QEISTAT), offset 0x004 ................................................................................ 425
Register 3: QEI Position (QEIPOS), offset 0x008 .............................................................................. 426
Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C ....................................................... 427
Register 5: QEI Timer Load (QEILOAD), offset 0x010 ....................................................................... 428
Register 6: QEI Timer (QEITIME), offset 0x014 ................................................................................. 429
Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018 ............................................................. 430
Register 8: QEI Velocity (QEISPEED), offset 0x01C .......................................................................... 431
Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020 ............................................................... 432
Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024 ............................................................. 433
Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028 ..................................................... 434
September 02, 2007
17
Preliminary