LM3S1620 Datasheet, PDF (15/485 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S1620 Microcontroller
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
UART Line Control (UARTLCRH), offset 0x02C ............................................................... 273
UART Control (UARTCTL), offset 0x030 ......................................................................... 275
UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ........................................... 277
UART Interrupt Mask (UARTIM), offset 0x038 ................................................................. 279
UART Raw Interrupt Status (UARTRIS), offset 0x03C ...................................................... 281
UART Masked Interrupt Status (UARTMIS), offset 0x040 ................................................. 282
UART Interrupt Clear (UARTICR), offset 0x044 ............................................................... 283
UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... 285
UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... 286
UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... 287
UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... 288
UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... 289
UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... 290
UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ...................................... 291
UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ..................................... 292
UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................ 293
UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................ 294
UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................ 295
UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................ 296
Synchronous Serial Interface (SSI) ............................................................................................ 297
Register 1: SSI Control 0 (SSICR0), offset 0x000 .............................................................................. 309
Register 2: SSI Control 1 (SSICR1), offset 0x004 .............................................................................. 311
Register 3: SSI Data (SSIDR), offset 0x008 ...................................................................................... 313
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 314
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 316
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 317
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 319
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 320
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 321
Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 322
Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 323
Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 324
Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 325
Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 326
Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 327
Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 328
Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 329
Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 330
Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 331
Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 332
Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 333
Inter-Integrated Circuit (I²C) Interface ........................................................................................ 334
Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 348
Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 349
Register 3: I²C Master Data (I2CMDR), offset 0x008 ......................................................................... 353
Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 354
Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 355
Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 356
September 02, 2007
15
Preliminary