DB929B Datasheet, PDF (9/51 Pages) CML Microcircuits – Full Data Packet Framing

4-Level FSK Modem Data Pump
Page 9 of 50
MX929B PRELIMINARY INFORMATION
Recommended External Component Notes:
1. See Section 4.1.10.
2. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least
40% of VDD, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain
crystal oscillator design assistance, consult your crystal manufacturer.
3. The values used for C3 and C4 should be suitable for the frequency of the crystal X1. As a guide, values
(including stray capacitance) of 33pF at 1MHz falling to 18pF at 10MHz will generally prove suitable.
Crystal frequency tolerances are discussed in Section 4.5.3.4.
4. Values C5 and C8 should be equal to 750,000 / symbol rate, e.g.
Symbol Rate
2400 symbols/second
4800 symbols/second
9600 symbols/second
C5 and C8
330pF
150pF
82pF
5. Values C6 and C7 should be equal to 50,000 / symbol rate, e.g.
Symbol Rate
2400 symbols/second
4800 symbols/second
9600 symbols/second
C6 and C7
0.022PF
0.01PF
4700pF
©2001 MX-COM, INC.
www.mxcom.com Tel: [phone] 744 5050 Fax: [phone]
Doc. # 20480171.003
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA All trademarks and service marks are held by their respective companies.