EP3C55F780I7 Datasheet, PDF (205/274 Pages) Altera Corporation – This section provides a complete overview of all features relating to the Cyclone III device family

Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Configuration Features
9–47
FPP Configuration Timing
Figure 9–23 shows the timing waveform for FPP configuration when using an
external host.
Figure 9–23. FPP Configuration Timing Waveform ⁽¹⁾
nCONFIG
t_CF2ST1
t_CFG
t_CF2CK
nSTATUS (2)
CONF_DONE (3)
DCLK
DATA[7..0]
t_STATUS
t_CF2ST0
t_CLK
t_CF2CD
t_CH t_CL
t_ST2CK
t_DH
Byte 0 Byte 1
t_DSU
Byte 2
Byte 3
User I/O Tri-stated with internal pull-up resistor
INIT_DONE
Byte n-1 Byte n
(4)
(5)
User Mode
User Mode
t_CD2UM
Notes to Figure 9–23:
(1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE
are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
(2) After power-up, the Cyclone III device family holds nSTATUS low during POR delay.
(3) After power-up, before and during configuration, CONF_DONE is low.
(4) Do not leave DCLK floating after configuration. It must be driven high or low, whichever is more convenient.
(5) DATA[7..0] is available as user I/O pin after configuration; the state of the pin depends on the dual-purpose pin
settings.
Table 9–14 lists the FPP configuration timing parameters for Cyclone III device family.
Table 9–14. FPP Timing Parameters for Cyclone III Device Family (Part 1 of 2)
Symbol
t_CF2CD
t_CF2ST0
t_CFG
t_STATUS
t_CF2ST1
t_CF2CK
t_ST2CK
t_DSU
t_DH
t_CH
t_CL
t_CLK
f_MAX
t_CD2UM
Parameter
nCONFIG low to CONF_DONE low
nCONFIG low to nSTATUS low
nCONFIG low pulse width
nSTATUS low pulse width
nCONFIG high to nSTATUS high
nCONFIG high to first rising edge on DCLK
nSTATUS high to first rising edge of DCLK
DATA setup time before rising edge on DCLK
DATA hold time after rising edge on DCLK
DCLK high time
DCLK low time
DCLK period
DCLK frequency
CONF_DONE high to user mode ⁽²⁾
Minimum
—
—
500
45
—
230 ⁽¹⁾
2
5
0
3.2
3.2
7.5
—
300
Maximum Unit
500
ns
500
ns
—
ns
230 ⁽¹⁾
s
230 ⁽¹⁾
s
—
s
—
s
—
ns
—
ns
—
ns
—
ns
—
ns
100 ⁽³⁾
MHz
650
s
August 2012 Altera Corporation
Cyclone III Device Handbook
Volume 1