English
Language : 

AK7714 Datasheet, PDF (29/48 Pages) Asahi Kasei Microsystems – 20-Bit Audio Codec with DSP and Delay RAM
[ASAHI KASEI]
[AK7714]
(6) Interface with microcomputer
Interface with the microcomputer is provided by 7 control signals: CS (Chip Select Bar), WRQ (Write ReQuest Bar),
SCLK (Serial data input CLocK), SI (Serial data Input), SO (Serial data Output), RDY (ReaDY) and DRDY (Data
ReaDY).
In the AK7714, two types of operations are provided; writing and reading during the reset phase (namely, system reset)
and those during the run phase. During the reset phase, data can be written to the control register, program
RAM,coefficient RAM, offset RAM, and external conditional jump code, and data can be read from the program
RAM,coefficient RAM and offset RAM. During the run phase, data can be written to the coefficient RAM,offset RAM and
external conditional jump code, and data on the DBUS (data bus) can be read from SO.
CS is used also for SO control in addition to the chip selection. When only one AK7714 is used without SO, CS = "L" is
allowed at all times.
If there is no communication with the microcomputer, set SCLK to "H" and SI to "L" for use.
Data is serially input and output with the MSB first. The following 8-bit command data is sent first, and the specified
work is performed.
Command code list
Contents of command
Conditions for use: Code (C7C6C5C4C3C2C1C0)
Program RAM write
[RSPW] During reset phase:
Code (11000000)
External conditional JMP code write [JCON] both reset and run phases: Code (11000100)
Coefficient RAM write
[RSCW] during reset phase:
Code (10100000)
Coefficient RAM write
[RNCW] during run phase:
Code (10100100)
Offset RAM write
[RSOW] during reset phase:
Code (10010000)
Offset RAM write
[RNOW] during run phase:
Code (10010100)
CRAM/OFFRAM rewrite preparation[BNBW] during run phase:
Code (10001000)
Control register write
[CONW] during reset phase:
Code (00000110)
Program RAM read
during reset phase:
Code (11000011)
Program CRAM read
during reset phase:
Code (10100001)
Program OFRAM read
during reset phase:
Code (10010001)
NOTE: Do not send codes other than the above command codes.
Otherwise, an operation error may occur.
M0018-E-00
- 29 -
‘98/07