English
Language : 

AK4495SEQ Datasheet, PDF (16/58 Pages) Asahi Kasei Microsystems – Quality-oriented Premium 32-Bit 2ch DAC
[AK4495S]
■ スイッチング特性
(Ta=25C; AVDD=DVDD=3.0  3.6, VREFHL/R=VDDL/R=4.75  7.2V)
Parameter
Symbol min
Master Clock Timing
Frequency
fCLK
7.7
Duty Cycle
dCLK
40
LRCK Frequency
1152fs, 512fs or 768fs
256fs or 384fs
128fs or 192fs
64fs
64fs
Duty Cycle
(Note 17)
fsn
30
fsd
54
fsq
108
fsoc
fssd
Duty
45
PCM Audio Interface Timing
BICK Period
1152fs, 512fs or 768fs
tBCK 1/128fsn
256fs or 384fs
tBCK 1/64fsd
128fs or 192fs
tBCK 1/64fsq
64fs
tBCK 1/64fso
64fs
tBCK 1/64fsh
BICK Pulse Width Low
tBCKL
10
BICK Pulse Width High
tBCKH
10
BICK “” to LRCK Edge (Note 18)
tBLR
5
LRCK Edge to BICK “” (Note 18)
tLRB
5
SDATA Hold Time
tSDH
5
SDATA Setup Time
tSDS
5
External Digital Filter Mode
BICK Period
tB
27
BCK Pulse Width Low
tBL
10
BCK Pulse Width High
tBH
10
BCK “” to WCK Edge
tBW
5
WCK Edge to BCK “”
tWB
5
WCK Pulse Width Low
tWCK
54
WCK Pulse Width High
tWCH
54
DATA Hold Time
tDH
5
DATA Setup Time
tDS
5
DSD Audio Interface Timing (64 mode, fs=44.1kHz)
DCLK Period
tDCK
DCLK Pulse Width Low
tDCKL
160
DCLK Pulse Width High
tDCKH
160
DCLK Edge to DSDL/R (Note 19)
tDDD
20
DSD Audio Interface Timing (128 mode, fs=44.1kHz)
DCLK Period
tDCK
DCLK Pulse Width Low
tDCKL
80
DCLK Pulse Width High
tDCKH
80
DCLK Edge to DSDL/R (Note 19)
tDDD
10
typ
384
768
1/64fs
1/128fs
max
49.152
60
54
108
216
55
20
10
Unit
MHz
%
kHz
kHz
kHz
kHz
kHz
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MS1560-J-01
- 16 -
2013/11