|
AK4118A Datasheet, PDF (16/56 Pages) Asahi Kasei Microsystems – High Feature 192kHz 24bit Digital Audio I/F Transceiver | |||
|
◁ |
[AK4118A]
When Xâtal signal is the clock source, the clock can be output from the MCKO1 and MCKo2 pins. (Table 3)
No. OCKS1 OCKS0 MCKO1 MCKO2
Xâtal
0
0
0
256fs
256fs
256fs
1
0
1
256fs
128fs
256fs
2
1
0
512fs
256fs
512fs
3
1
1
128fs
64fs
128fs
When CM1-0 bits = â01â, â11â or â10â and UNLOCK bit= â1â
fs (max)
96 kHz
96 kHz
48 kHz
192 kHz
(default)
Table 3. Master Clock Frequency Select (Stereo mode)
2) XMCK bit = â1â
The MCKO2 pin outputs the input clock of the XTI pin regardless of OCKS1-0 bit settings. DIV bit can set the output
frequency. The MCKO1 pin outputs the clock according to the CM1-0 and OCKS1-0 bit settings.
XMCK bit DIV bit MCKO2 Clock Source MCKO2 Frequency
1
0
Xâtal
x1
1
1
Xâtal
x 1/2
Table 4. MCKO2 pin Output Frequency Setting
â Clock Operation Mode
The CM0/CM1 pins (or bits) select the clock source and the data source of SDTO. In Mode 2, the clock source is
switched from PLL to X'tal when PLL goes unlock state. In Mode3, the clock source is fixed to X'tal, but PLL is also
operating and the recovered data such as C bits can be monitored. For Mode2 and Mode3, it is recommended that the
frequency of Xâtal is different from the recovered frequency from PLL.
Mode CM1 CM0 UNLOCK PLL
0
0
0
-
ON
X'tal
Clock source MCKO1 MCKO2 SDTO
ON(Note)
PLL
PLL
âLâ RX
(default)
1
0
1
-
OFF
ON
X'tal
Xâtal
X'tal DAUX
2
1
0
0
ON
ON
1
ON
ON
PLL
PLL
âLâ RX
X'tal
Xâtal
X'tal DAUX
3
1
1
-
ON
ON
X'tal
Xâtal
X'tal DAUX
ON: Oscillation (Power-up), OFF: STOP (Power-Down)
Note: When the Xâtal is not used as clock comparison for fs detection (i.e. XTL1/0 pins= âHâ), the Xâtal is off.
When the clock source is PLL in Mode 0 and Mode 2, the MCKO2 pin is fixed to âLâ.
Table 5. Clock Operation Mode select
MS1130-E-02
- 16 -
2009/12
|
▷ |