|
AK5701 Datasheet, PDF (10/62 Pages) Asahi Kasei Microsystems – PLL & MIC-AMP 16-Bit Stereo ADC | |||
|
◁ |
ASAHI KASEI
[AK5701]
Parameter
Symbol
min
typ
Max
Units
Audio Interface Timing (DSP Mode)
Master Mode
LRCK âââ to BCLK âââ (Note 19)
tDBF 0.5 x tBCK â 40 0.5 x tBCK 0.5 x tBCK + 40 ns
LRCK âââ to BCLK âââ (Note 20)
tDBF 0.5 x tBCK â 40 0.5 x tBCK 0.5 x tBCK + 40 ns
BCLK âââ to SDTO (BCKP bit = â0â)
tBSD
â70
-
70
ns
BCLK âââ to SDTO (BCKP bit = â1â)
tBSD
â70
-
70
ns
Slave Mode
EXLRCK âââ to EXBCLK âââ (Note 19) tLRB
0.4 x tBCK
-
-
ns
EXLRCK âââ to EXBCLK âââ (Note 20) tLRB
0.4 x tBCK
-
-
ns
EXBCLK âââ to EXLRCK âââ (Note 19) tBLR
0.4 x tBCK
-
-
ns
EXBCLK âââ to EXLRCK âââ (Note 20) tBLR
0.4 x tBCK
-
-
ns
EXBCLK âââ to SDTO (BCKP bit = â0â) tBSD
-
-
80
ns
EXBCLK âââ to SDTO (BCKP bit = â1â) tBSD
-
Audio Interface Timing (Left justified & I2S)
-
80
ns
Master Mode
BCLK âââ to LRCK Edge (Note 21)
tMBLR
â40
-
40
ns
LRCK Edge to SDTO (MSB)
(Except I2S mode)
tLRD
â70
-
70
ns
BCLK âââ to SDTO
tBSD
â70
-
70
ns
Slave Mode
EXLRCK Edge to EXBCLK âââ (Note 21) tLRB
50
-
-
ns
EXBCLK âââ to EXLRCK Edge (Note 21) tBLR
50
-
-
ns
EXLRCK Edge to SDTO (MSB)
(Except I2S mode)
tLRD
-
-
80
ns
EXBCLK âââ to SDTO
tBSD
-
-
80
ns
Note 19. MSBS, BCKP bits = â00â or â11â
Note 20. MSBS, BCKP bits = â01â or â10â
Note 21. ÍÍ·Ö¨Ùà®Í¸EXLRCKͷΤοδͱEXBCLKÍ· âââÍà¥Í³ÎͳÍÎÍÍ´Ùà°Í ͯÍÎ͢ɻ
MS0404-J-00
- 10 -
2005/08
|
▷ |