HMC702LP6CE Datasheet, PDF (34/38 Pages) Hittite Microwave Corporation – 14 GHz 16-Bit Fractional-N Synthesizer

v10.0812
HMC702LP6CE
14 GHz 16-BIT FRACTIONAL-N PLL

Table 31. Reg 1Ah Lock Detect Register
Bit
Type
Name
9:0
R/W lkd_wincnt_max
10
R/W lkd_win_asym_enable
11
R/W lkd_win_asym_up_select
12
R/W lkd_to_sdo_automux_en
13
R/W lkd_to_sdo_always
14
16:15
18:17
19
R/W lkd_ringosc_mono_select
R/W
R/W
R/W
lkd_ringosc_cfg
lkd_monost_duration
lkd_ringosc_testmode
Default
40h
0
0
1
0
0
0
0
0
Description
threshold count in the timer window to declare
lock (reference cycles)
Enables asymmetric lock detect window (nominal
10nsec)
Sets polarity of the window
Muxes the lkd output signal to SDO when SDO is
not being used for Main Serial Port Data Outputs
(Read Operation)
Muxes the lkd output signal to SDO always, not
possible to do Main Serial Port Read in this state
1 select ringosc based oneshot for lock detect
window
0 selects analog based oneshot
“00” fastest “11” slowest
“00” shortest “11” longest
enables the ring osc by itself for testing
Irne_Ffsop_orom_{rnastpiiborinliitcyfueirsn,aisshdseue}dm_{lebivdy ebAyr}n_yAalnoaaglonDg_deDvei_tcv_oeicse_psislfaobrceitli_esevuesode_{r, d}tnoo_{erbrfeosra:acnH}cyui_irn_taf_trteiintgeaenmd_Merneitclsia_roboflepw.atHe_aon_vwts_eeovre_Cor,thoneo_rrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlic_Paay_htioroens_nuolr_et _of:rtohm_{9er7wits8isue-}s₂eu.n_5dS0epre-ca₃infi_3ycap4tiao_{3tnesntsourbF}jpea_actte_xtno_:t cr₉higa_7hnt8gse_-o2wf _Ai5thn₀oaulo_-tg₃noD₃tiec_7vei3.ceNso.
o^FOr^oa_nrt_ei^po_Tren^icc,^eh2^,nodE_leol^lgi^ivz_yea^rWb^y,ae_yat_,nh_Pd.D_Oto.ri_Bv^poe^lax,^c9eC₁₀h^o6re^d,l^eNm^ross^:rwf^Ao_onr_oad_dl,^{o, gM}M_ADA^e0v0_2ic01^e68^s22^,-94^In10c.6,
O_Pr_hd_one_er_: O₇₈n₁-_-3li₂n₉e_-4a₇t₀₀w_•w_Ow_rd._eh_rit_ot_nit_le_in._ec_ao_tm_{www.analog.com}
34
Trademarks and registered trademarks a_Are_pth_pe_lp_ir_cop_ae_tr_ity_oo_nf th_Sei_ur r_pes_ppe_oct_riv_te_: o_Pw_hne_ors_n. _{e: 978-250-33}A₄p₃plic_oa_rtio_an_pS_pu_sp_@po_hrt_i:_tP_tih_teo_.n_ce_o: 1_m-800-ANALOG-D