HMC702LP6CE Datasheet, PDF (33/38 Pages) Hittite Microwave Corporation – 14 GHz 16-Bit Fractional-N Synthesizer

v10.0812
HMC702LP6CE
14 GHz 16-BIT FRACTIONAL-N PLL

Table 29. Reg 18h Auxiliary Oscillator Register 1
Bit
Type
Name
Default
1:0
R/W dsmclk_auxclk_insel
0
3:2
R/W dsmclk_auxclk_modesel
0
6:4
R/W dsmclk_auxclk_divsel
2h
7
R/W dsmclk_auxclk_sel
1
8
R/W dsmclk_auxmod_lfsr_en
0
9
R/W dsmclk_auxmod_accum_en
0
11:10
R/W dsmclk_auxmod_mode
0
19:12
R/W dsmclk_auxmod_fracstep
0
22:20
R/W dsmclk_auxmod_lodly
0
Description
Selects the input clk for auxclk Program 0
0:vcodiv Recommended
1:xrefsq or sin
2:refdiv
3:ring oscillator from mono, est 300 MHz to
1 GHz
Program 0
0: bypass-no delay
1: pass through w/ delay
2: ring-out constant
3: ring-out seeded/gated
divider selection auxclk value divby Program
010
000 1
001 2
010 4
011 6
100 8
101 10
110 12
111 14
selects auxclk (if=1) as natural reference clk
input of sigma delta Program 1
enables 10-bit lfsr inside the delay modulator
(clocked by auxclk or auxclkb) Program 0
enables 8-bit accumulator inside the delay
modulator (clocked by auxclk or auxclkb)
Program 0
delay modulation mode Program 0
0: auxmod_lodly_in passthrough
1: accumulator based square-wave
2: lfsr (lo-amp)
3: lfsr (hi-amp)
step-size of accumulator (changes square-wave
value once it wraps through 256) Program 0
value of delay-element (when auxmod_mode=0)
or low value used during sq-wave modulation
Program 0
Table 30. Reg 19h Auxiliary Oscillator Register 2
Bit
Type
Name
Default
2:0
R/W dsmclk_auxmod_hidly
7h
3
R/W dsmclk_auxmod_clkinv
1
4
R/W dsmclk_auxmod_clkwring
0
Description
high value of delay element during sq-wave
modulation. Program 7h
optionally inverts auxclk as used by the
modulator. Program 1
select LKD ringosc to clock the LFSR.
Program 0
33
Irne_Ffsop_orom_{rnastpiiborinliitcyfueirsn,aisshdseue}dm_{lebivdy ebAyr}n_yAalnoaaglonDg_deDvei_tcv_oeicse_psislfaobrceitli_esevuesode_{r, d}tnoo_{erbrfeosra:acnH}cyui_irn_taf_trteiintgeaenmd_Merneitclsia_roboflepw.atHe_aon_vwts_eeovre_Cor,thoneo_rrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlic_Paay_htioroens_nuolr_et _of:rtohm_{9er7wits8isue-}s₂eu.n_5dS0epre-ca₃infi_3ycap4tiao_{3tnesntsourbF}jpea_actte_xtno_:t cr₉higa_7hnt8gse_-o2wf _Ai5thn₀oaulo_-tg₃noD₃tiec_7vei3.ceNso.
o^FOr^oa_nrt_ei^po_Tren^icc,^eh2^,nodE_leol^lgi^ivz_yea^rWb^y,ae_yat_,nh_Pd.D_Oto.ri_Bv^poe^lax,^c9eC₁₀h^o6re^d,l^eNm^ross^:rwf^Ao_onr_oad_dl,^{o, gM}M_ADA^e0v0_2ic01^e68^s22^,-94^In10c.6,
O_Pr_hd_one_er_: O₇₈n₁-_-3li₂n₉e_-4a₇t₀₀w_•w_Ow_rd._eh_rit_ot_nit_le_in._ec_ao_tm_{www.analog.com}
Trademarks and registered trademarks a_Are_pth_pe_lp_ir_cop_ae_tr_ity_oo_nf th_Sei_ur r_pes_ppe_oct_riv_te_: o_Pw_hne_ors_n. _{e: 978-250-33}A₄p₃plic_oa_rtio_an_pS_pu_sp_@po_hrt_i:_tP_tih_teo_.n_ce_o: 1_m-800-ANALOG-D