HMC702LP6CE Datasheet, PDF (22/38 Pages) Hittite Microwave Corporation – 14 GHz 16-Bit Fractional-N Synthesizer

v10.0812
HMC702LP6CE
14 GHz 16-BIT FRACTIONAL-N PLL

Soft Reset
The SPI registers may also be soft reset by an SPI write to strobe global_swrst_regs (Reg00h<0> Table 6).
All other digital, including the fractional modulator, may be reset with an SPI write to strobe global_swrst_dig
(Reg00h<1> Table 6).
Hardware Reset
The SPI registers may also be hardware reset by holding RSTB, pin 19, low.
Power Down
The HMC702LP6CE may be powered down by writing a zero to Reg01h Table 7. In power down state the HMC702LP6CE
should draw less than 10uA. It should be noted that Reg01h is the Enable and Reset Register which controls 16
separate functions in the chip. Depending upon the desired mode of operation of the chip, not all of the functions
may be enabled when in operation. Hence power up of the chip requires a selective write to Reg01 bits. An easy way
to return the chip to its prior state after a power down is to first read Reg01h and save the state, then write a zero to
Reg01h for reset and then simply rewrite the previous value to restore the chip to the desired operating mode.
CW Sweeper Mode
The HMC702LP6CE features a built in frequency sweeper function. This function supports external or automatic
triggered sweeps. The maximum sweep range is limited to 510 x Fxtal/R. For example, with a 10 MHz comparison
frequency, the maximum sweep range is 5100 MHz. The start and end frequency points must be within 5100 MHz of
one another. For sweep operation the Delta-Sigma Modulator mode should be Feed Forward (Register 12h Bits [9:8]
= 11) otherwise discontinuities may occur when crossing integer-N boundaries (harmonic multiples of the comparison
frequency).
Sweeper Modes include:
a. 2-Way Sweep Mode: alternating positive and negative frequency ramps.
b. 1-Way Sweep Mode
c. Single Step Ramp Mode
Applications include test instrumentation, FMCW sensors, automotive radars and others. The parameters of the
sweep function are illustrated in Figure 16.
CW Sweeper Mode (Continued)
The sweep generator is enabled with ramp_enable in (Reg14h<1> Table 25). The sweep function cycles through a
series of discrete frequency values, which may be
a. Stepped by an automatic sequencer, or
b. Single stepped by individual triggers in Single Step Mode.
Triggering of each sweep, or step, may be configured to operate:
a. Via a serial port write to Reg14h<2> ramp_trigg (if Reg 14h<2> = 0 )
b. Automatically generated internally,
c. Triggered via TTL input on GPO3 Reg14h<5> = 1.
Sweep parameters are set as follows:
Initial Frequency, f_o = Current frequency value of the synthesizer, (EQ 15)
Final Frequency, f_f = Frequency of the synthesizer at the end of the ramp
Irne_Ffsop_orom_{rnastpiiborinliitcyfueirsn,aisshdseue}dm_{lebivdy ebAyr}n_yAalnoaaglonDg_deDvei_tcv_oeicse_psislfaobrceitli_esevuesode_{r, d}tnoo_{erbrfeosra:acnH}cyui_irn_taf_trteiintgeaenmd_Merneitclsia_roboflepw.atHe_aon_vwts_eeovre_Cor,thoneo_rrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlic_Paay_htioroens_nuolr_et _of:rtohm_{9er7wits8isue-}s₂eu.n_5dS0epre-ca₃infi_3ycap4tiao_{3tnesntsourbF}jpea_actte_xtno_:t cr₉higa_7hnt8gse_-o2wf _Ai5thn₀oaulo_-tg₃noD₃tiec_7vei3.ceNso.
o^FOr^oa_nrt_ei^po_Tren^icc,^eh2^,nodE_leol^lgi^ivz_yea^rWb^y,ae_yat_,nh_Pd.D_Oto.ri_Bv^poe^lax,^c9eC₁₀h^o6re^d,l^eNm^ross^:rwf^Ao_onr_oad_dl,^{o, gM}M_ADA^e0v0_2ic01^e68^s22^,-94^In10c.6,
O_Pr_hd_one_er_: O₇₈n₁-_-3li₂n₉e_-4a₇t₀₀w_•w_Ow_rd._eh_rit_ot_nit_le_in._ec_ao_tm_{www.analog.com}
22
Trademarks and registered trademarks a_Are_pth_pe_lp_ir_cop_ae_tr_ity_oo_nf th_Sei_ur r_pes_ppe_oct_riv_te_: o_Pw_hne_ors_n. _{e: 978-250-33}A₄p₃plic_oa_rtio_an_pS_pu_sp_@po_hrt_i:_tP_tih_teo_.n_ce_o: 1_m-800-ANALOG-D