HMC702LP6CE Datasheet, PDF (28/38 Pages) Hittite Microwave Corporation – 14 GHz 16-Bit Fractional-N Synthesizer

v10.0812
HMC702LP6CE
14 GHz 16-BIT FRACTIONAL-N PLL

Table 7. Reg 01h Enable & Reset Register
Bit
Type
Name
0
R/W malg_vcobuf_en
1
1
R/W mag_bias_en
1
2
R/W rfp_div_en
1
3
R/W xrefmux_todig_en
1
4
R/W rfp_div_todig_en
1
5
R/W rfp_sqr_todig_en
1
6
R/W rfp_sin_todig_en
1
7
R/W rfp_buf_sq_en
1
8
R/W rfp_buf_sin_en
1
9
R/W vcop_todig_en
1
10
R/W vcop_presc_en
1
11
R/W pfd_lkd_en
1
12
R/W cp_en
1
13
R/W dsm_rstb
1
14
R/W lkd_rstb
1
15
R/W pfds_rstb
1
Default
1
1
0
1
1
0
0
1
0
1
1
1
1
1
1
1
Description
VCO Buffer Enable
Bias enable. When 0 PLL is disabled.
Enables / Holds refdiv in reset
Holding Ref divider in reset is equivalent to
bypassing the divider, see Figure 4
Enables clock gate for xtal muxed (sq or sin)
reference to digital.
Program 1
Enables divided reference clock to the digital
see Figure 4
Enables square wave xtal clock to main digital
see Figure 4 Program 0
Enables sine wave xtal clock to main digital
see Figure 4
Enables Square wave Ref Buffer. Also requires
Reg3h[16]=0 for Square wave Ref Buffer. See
Figure 4
Enables Sine wave Ref Buffer also requires
Reg3h[16]=1 for Sine wave Ref Buffer. See
Figure 4
1= Divided VCO as digital, Δ∑ modulator clock
0= Divided Ref path as the Δ∑ modulator clock
Program 1
Enables the prescaler bias
Enable / Resetb to digital lock detect circuit and
PFD’s lock detect output gates
Program 1
Charge Pump Enable, disable is tri-stated output
1 - Enables fractional modulator
see also dsm_integer_mode Reg12h<3>
1 - enables lock detect circuit
CSP PFD FF rstb
1 - Enables the Cycle Slip Prevention (CSP)
feature of the PFD (also need Reg 1C[5]=1)
Table 8. Reg 02h Serial Data Out Force Register
Bit
Type
Name
Default
0
R/W malg_sdo_driver_force_val
1
1
R/W malg_sdo_driver_force_en
1
Description
Serial Data Out Force value
This value may be forced onto LD_SDO by
setting malg_sdo_driver_force_en
Serial Data Out EN Force enable
Places value from malg_sdo_driver_force_val on
SDO
Irne_Ffsop_orom_{rnastpiiborinliitcyfueirsn,aisshdseue}dm_{lebivdy ebAyr}n_yAalnoaaglonDg_deDvei_tcv_oeicse_psislfaobrceitli_esevuesode_{r, d}tnoo_{erbrfeosra:acnH}cyui_irn_taf_trteiintgeaenmd_Merneitclsia_roboflepw.atHe_aon_vwts_eeovre_Cor,thoneo_rrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlic_Paay_htioroens_nuolr_et _of:rtohm_{9er7wits8isue-}s₂eu.n_5dS0epre-ca₃infi_3ycap4tiao_{3tnesntsourbF}jpea_actte_xtno_:t cr₉higa_7hnt8gse_-o2wf _Ai5thn₀oaulo_-tg₃noD₃tiec_7vei3.ceNso.
o^FOr^oa_nrt_ei^po_Tren^icc,^eh2^,nodE_leol^lgi^ivz_yea^rWb^y,ae_yat_,nh_Pd.D_Oto.ri_Bv^poe^lax,^c9eC₁₀h^o6re^d,l^eNm^ross^:rwf^Ao_onr_oad_dl,^{o, gM}M_ADA^e0v0_2ic01^e68^s22^,-94^In10c.6,
O_Pr_hd_one_er_: O₇₈n₁-_-3li₂n₉e_-4a₇t₀₀w_•w_Ow_rd._eh_rit_ot_nit_le_in._ec_ao_tm_{www.analog.com}
28
Trademarks and registered trademarks a_Are_pth_pe_lp_ir_cop_ae_tr_ity_oo_nf th_Sei_ur r_pes_ppe_oct_riv_te_: o_Pw_hne_ors_n. _{e: 978-250-33}A₄p₃plic_oa_rtio_an_pS_pu_sp_@po_hrt_i:_tP_tih_teo_.n_ce_o: 1_m-800-ANALOG-D