HMC702LP6CE Datasheet, PDF (27/38 Pages) Hittite Microwave Corporation – 14 GHz 16-Bit Fractional-N Synthesizer

v10.0812
HMC702LP6CE
14 GHz 16-BIT FRACTIONAL-N PLL

Main Serial Port READ Operation
The synthesizer uses the multi-purpose pin, LD_SDO, for both Lock Detect and Serial Data Out (SDO) functions. The
registers lkd_to_sdo_automux_en (Reg1A<12>) and lkd_to_sdo_always (Reg1A<13> Table 31) determine how the
Data Output pin is muxed with the Lock Detect function. If both of the registers are cleared, then the pin is exclusively
SDO. If automux is enabled, the pin switches to SDO when the RD function is sensed on the 1st rising edge of SCLK.
If lkd_to_sdo_always is set, then the pin LD_SDO is dedicated for Lock Detect only, and it is not possible to read from
the synthesizer.
A typical READ cycle is shown in Figure 20.
a. The Master (host) asserts both SEN (Serial Port Enable) and SDI to indicate a READ
cycle, followed by a rising edge SCLK
b. The slave (synthesizer) reads SDI on the 1st rising edge of SCLK after SEN. SDI high initiates
the READ cycle (RD)
c. Host places the six address bits on the next six falling edges of SCLK, MSB first.
d. Slave registers the address bits on the next six rising edges of SCLK (2-7).
e. Slave places the 24 data bits on the next 24 rising edges of SCK (8-31), MSB first .
f. Host registers the data bits on the next 24 falling edges of SCK (8-31).
g. SEN is de-asserted on or after the 32nd falling edge of SCLK.
h. The 32nd falling edge of SCLK completes the cycle
Figure 20. Serial Port Timing Diagram - READ
REGISTER MAP
Table 5. Reg 00h Chip ID (Read Only) Register
Bit
Type
Name
Width
Default
[23:0]
RO
Chip ID
24
581504h
Chip ID
Description
Table 6. Reg 00h Strobe (Write Only) Register
Bit
Type
Name
Width
Default
0
STR global_swrst_regs
1
0
1
STR global_swrst_dig
1
0
2
STR mcnt_resynch
1
0
3
STR tsens_spi_strobe
1
0
Description
Strobe to soft reset the SPI registers
Strobe to soft reset the rest of digital
Reserved
Strobe to clock the temperature measurement on
demand
27
Irne_Ffsop_orom_{rnastpiiborinliitcyfueirsn,aisshdseue}dm_{lebivdy ebAyr}n_yAalnoaaglonDg_deDvei_tcv_oeicse_psislfaobrceitli_esevuesode_{r, d}tnoo_{erbrfeosra:acnH}cyui_irn_taf_trteiintgeaenmd_Merneitclsia_roboflepw.atHe_aon_vwts_eeovre_Cor,thoneo_rrp
rliicgehntsseofisthgirrdanptaerdtiebsythimatpmlic_Paay_htioroens_nuolr_et _of:rtohm_{9er7wits8isue-}s₂eu.n_5dS0epre-ca₃infi_3ycap4tiao_{3tnesntsourbF}jpea_actte_xtno_:t cr₉higa_7hnt8gse_-o2wf _Ai5thn₀oaulo_-tg₃noD₃tiec_7vei3.ceNso.
o^FOr^oa_nrt_ei^po_Tren^icc,^eh2^,nodE_leol^lgi^ivz_yea^rWb^y,ae_yat_,nh_Pd.D_Oto.ri_Bv^poe^lax,^c9eC₁₀h^o6re^d,l^eNm^ross^:rwf^Ao_onr_oad_dl,^{o, gM}M_ADA^e0v0_2ic01^e68^s22^,-94^In10c.6,
O_Pr_hd_one_er_: O₇₈n₁-_-3li₂n₉e_-4a₇t₀₀w_•w_Ow_rd._eh_rit_ot_nit_le_in._ec_ao_tm_{www.analog.com}
Trademarks and registered trademarks a_Are_pth_pe_lp_ir_cop_ae_tr_ity_oo_nf th_Sei_ur r_pes_ppe_oct_riv_te_: o_Pw_hne_ors_n. _{e: 978-250-33}A₄p₃plic_oa_rtio_an_pS_pu_sp_@po_hrt_i:_tP_tih_teo_.n_ce_o: 1_m-800-ANALOG-D